The input pattern order problem II: Evolution of multiple-output circuits in hardware

The input pattern order problem II: Evolution of multiple-output circuits in hardware
复制标题

DOI:
10.1109/weah.2009.4925665
复制
发表时间:
2009-05
期刊:
2009 IEEE Workshop on Evolvable and Adaptive Hardware
影响因子:
--
通讯作者:
M. Trefzer;Tüze Kuyucu;J. Miller;A. Tyrrell
M. Trefzer;Tüze Kuyucu;J. Miller;A. Tyrrell
中科院分区:
其他
文献类型:
--
作者:
M. Trefzer;Tüze Kuyucu;J. Miller;A. Tyrrell

文献摘要

相似文献

前人的工作表明,输入模式的设计在原有的演化硬件中起着非常重要的作用。结果表明,为了获得在所有条件下都能正确工作的有效电路,在进化过程中对输入模式进行随机化是强制性的。此外,研究还发现,将输入模式的顺序随机化有助于进化避免局部最优。由于随着输出数目的增加,成功地进化电路变得越来越困难,本文第二次讨论了输入模式顺序问题(IPOP)的重要性,重点讨论了具有多个输出的数字电路的内在进化。在本文中,我们研究了在处理多输出问题时,是否也可以以一种提高进化性能的方式来设计输入模式。对IPOP采取了一种不同的方法,其中输入模式顺序被用作平衡输出值分布的方法。其目的是通过使用加权输入向量来均衡适应值范围,以便为多个输出电路获得更平滑的搜索环境。该方法在4比特和4比特奇偶、2比特全加器和2比特乘法器的本征演化上进行了测试。此外,将内在进化乘数的结果与软件模拟进行比较,以确定是否对内在进化和外在进化都有好处。
It has been shown in previous work that the design of the input pattern plays and important role in intrinsic evolvable hardware. The results have shown that randomising the input pattern during the course of evolution is mandatory in order to achieve valid circuits that work correctly under all conditions. Furthermore, it was found that randomising the input pattern order helps evolution to avoid local optima. Due to the fact that it becomes exponentially more difficult to successfully evolve circuits with increasing number of outputs, this paper addresses the importance of the input pattern order problem (IPOP) for the second time, with a focus on the intrinsic evolution of digital circuits with multiple outputs. In this paper, we investigate whether it is also possible to design the input pattern in a way to improve the performance of evolution when tackling multiple output problems. A different approach to IPOP is taken, where input pattern order is used as a method of balancing the distribution of the output values. The aim is to equalise the fitness value range by using weighted input vectors in order to obtain a smoother search landscape for multiple output circuits. The proposed method is tested on the intrinsic evolution of 4-bit AND, 4-bit parity, 2-bit full adder, and 2-bit multiplier. Furthermore, the results for the intrinsically evolved multipliers are compared with software simulations in order to determine whether there is a benefit for both intrinsic and extrinsic evolution.