Development of Two-Step Deposition Process for Interface-Modified Ramp-Edge Josephson Junction with Low Sheet Inductance and Small Spread
Development of Two-Step Deposition Process for Interface-Modified Ramp-Edge Josephson Junction with Low Sheet Inductance and Small Spread
复制标题
低片电感和小扩散的界面改进斜坡边缘约瑟夫森结的两步沉积工艺的开发
DOI:
--
复制
发表时间:
2002
期刊:
影响因子:
--
通讯作者:
K. Tanabe
中科院分区:
文献类型:
--
作者:
H. Wakana;S. Adachi;M. Horibe;Y. Ishimaru;Y. Oshikubo;Y. Tarutani;K. Tanabe
We have fabricated ramp-edge junctions with interface-modified barriers. To satisfy both of the important requirements for single flux quantum circuits, i.e., low sheet inductance and small spread of junction critical current (Ic), the two-step deposition method for counter-layers has been developed. The new method consists of two deposition steps for primary and secondary layers. The primary layer is deposited by employing a larger target-substrate distance to form a barrier that providing an appropriate average Ic value with a small spread. The second layer is deposited at a smaller target-substrate distance to fabricate high-quality films with a shorter magnetic penetration depth. The sheet inductance at 4.2 K of the counter-layer was decreased from 3.6 pH to 2.6 pH per square by employing the two-step method. The 1σ spread of Ic as a function of average Ic for 100-junction series arrays was also improved by using this method, in particular, in the lower average Ic region.