Sensitivity analysis of a technique for the extraction of interface trap density in SiC MOSFETs from subthreshold characteristics

Sensitivity analysis of a technique for the extraction of interface trap density in SiC MOSFETs from subthreshold characteristics
复制标题

从亚阈值特性中提取 SiC MOSFET 界面陷阱密度的技术的灵敏度分析

DOI:
10.1109/irps.2014.6860589
复制
发表时间:
2014
期刊:
2014 IEEE International Reliability Physics Symposium
影响因子:
--
通讯作者:
R. Kaplar
R. Kaplar
中科院分区:
--
文献类型:
--
作者:
D. Hughart;J. Flicker;S. Atcitty;M. Marinella;R. Kaplar

文献摘要

被引文献

相似文献

一种从亚阈值I - V特性中提取界面陷阱密度(DIT)的方法被用于分析碳化硅金属 - 氧化物 - 半导体场效应晶体管(SiC MOSFET)的数据,该晶体管在175°C下,栅极偏压为 - 20V的条件下应力测试了30分钟。在不知道沟道掺杂情况时,当参考与阈值电压相关的能级时,可以计算出DIT的变化。
A method for extracting interface trap density (DIT) from subthreshold I-V characteristics is used to analyze data on a SiC MOSFET stressed for thirty minutes at 175°C with a gate bias of -20 V. Without knowing the channel doping, the change in DIT can be calculated when referenced to an energy level correlated with the threshold voltage.