A 16 Gb/s 3.7 mW/Gb/s 8-Tap DFE Receiver and Baud-Rate CDR With 31 kppm Tracking Bandwidth
A 16 Gb/s 3.7 mW/Gb/s 8-Tap DFE Receiver and Baud-Rate CDR With 31 kppm Tracking Bandwidth
复制标题
DOI：
10.1109/jssc.2014.2344008
复制
发表时间：
2014-08
影响因子：
5.4
通讯作者：
P. Francese;T. Toifl;P. Buchmann;M. Braendli;C. Menolfi;M. Kossel;T. Morf;L. Kull;T. Andersen
中科院分区：
文献类型：
--
作者：
P. Francese;T. Toifl;P. Buchmann;M. Braendli;C. Menolfi;M. Kossel;T. Morf;L. Kull;T. Andersen
介绍了一种采用22 nm CMOS SOI工艺制作的16 Gb/s I/O链路接收机。通过CTLE向8抽头DFE馈电，PCB通道上传输的NRZ数据的衰减和ISI得到均衡。第一个抽头采用数字推测，随后的七个抽头采用开关电容技术实现。定时恢复和控制是用Mueller-Mu Schiller A型波特率CDR执行的。该架构是半速率的，需要一个相位旋转器。每个片总共有六个比较器来恢复数据和定时信息。二阶数字CDR以四分之一速率工作，并具有比例路径的低延迟实现。在16 Gb/s时，未经FFE均衡传输的1 Vppd PRBS 31数据通过PCB通道恢复，8 GHz时衰减为34 dB。测量的跟踪带宽为31 kppm（16 GHz ± 496 MHz），在1 MHz正弦抖动下允许3 UIPP的幅度。在10 Gb/s下测得的正弦抖动幅度容限在10 MHz时为0.4 UIPP，在5 GHz时通过PCB信道恢复PRBS 31数据（BER <; 10-12）时，在1 GHz时保持在0.2 UIPP以上，衰减为27 dB。功率效率为3.7 mW/Gb/s，包括全速率时钟接收器。
A 16 Gb/s I/O link receiver fabricated in 22 nm CMOS SOI technology is presented. Attenuation and ISI of transmitted NRZ data across PCB channels are equalized with a CTLE feeding an 8-tap DFE. The first tap uses digital speculation and the following seven taps are realized by means of the switched-capacitor technique. Timing recovery and control are performed with a Mueller-Müller type-A baud-rate CDR. The architecture is half-rate and requires one phase rotator. In total, each slice has six comparators to recover data and timing information. The secondorder digital CDR operates at quarter-rate and features a low-latency implementation of the proportional path. At 16 Gb/s, 1 Vppd PRBS31 data transmitted without FFE equalization is recovered across a PCB channel with 34 dB attenuation at 8 GHz. The measured tracking bandwidth is 31 kppm (16 GHz ± 496 MHz), and an amplitude of 3 UIPP is tolerated at 1 MHz sinusoidal jitter. The sinusoidal jitter amplitude tolerance measured at 10 Gb/s is 0.4 UIPP at 10 MHz and remains above 0.2 UIPP up to 1 GHz with PRBS31 data recovered (BER <; 10-12) across a PCB channel with 27 dB attenuation at 5 GHz. The power efficiency is 3.7 mW/Gb/s, including the full-rate clock receiver.