AN ECONOMICAL CLASS OF DIGITAL-FILTERS FOR DECIMATION AND INTERPOLATION
AN ECONOMICAL CLASS OF DIGITAL-FILTERS FOR DECIMATION AND INTERPOLATION
复制标题
DOI：
10.1109/tassp.1981.1163535
复制
发表时间：
1981-01-01
期刊：
影响因子：
--
通讯作者：
HOGENAUER, EB
中科院分区：
文献类型：
--
作者：
HOGENAUER, EB
提出了一类用于抽取（采样率降低）和插值（采样率增加）的数字线性相位有限脉冲响应（FIR）滤波器。它们不需要乘法器并且使用有限的存储空间，这使得它们成为某些应用中传统实现的经济替代方案。此类数字滤波器由以高采样率运行的级联理想积分器级和以低采样率运行的相同数量的梳状级组成。单个积分器梳齿对共同产生均匀的 FIR。选择级联积分器梳对的数量以满足混叠或成像误差的设计要求。给出了抽取和插值滤波器的设计过程和示例，重点是频率响应和寄存器宽度。
A class of digital linear phase finite impulse response (FIR) filters for decimation (sampling rate decrease) and interpolation (sampling rate increase) are presented. They require no multipliers and use limited storage making them an economical alternative to conventional implementations for certain applications. A digital filter in this class consists of cascaded ideal integrator stages operating at a high sampling rate and an equal number of comb stages operating at a low sampling rate. Together, a single integrator-comb pair produces a uniform FIR. The number of cascaded integrator-comb pairs is chosen to meet design requirements for aliasing or imaging error. Design procedures and examples are given for both decimation and interpolation filters with the emphasis on frequency response and register width.