Architecture Considerations for Stochastic Computing Accelerators
Architecture Considerations for Stochastic Computing Accelerators
复制标题
随机计算加速器的架构注意事项
DOI:
10.1109/tcad.2018.2858338
复制
发表时间:
2018
影响因子:
2.9
通讯作者:
M. Oskin
中科院分区:
文献类型:
--
作者:
Vincent T. Lee;Armin Alaghi;Rajesh Pamula;V. Sathe;L. Ceze;M. Oskin
Stochastic computing (SC) is an alternative computing technique for embedded systems which offers lower area and power, and better error resilience compared to binary-encoded (BE) computation. However, the potential of and general design methodologies for SC in accelerator architectures are not well-understood. In this paper, we evaluate individual SC operations, and end-to-end accelerator architectures to understand when and why SC accelerators can achieve compelling energy efficiency gains. Based on these results, we present general design guidelines that should be considered when building energy-optimal SC accelerator architectures. We also evaluate a fully fabricated ASIC prototype—the first of its kind—to empirically evaluate the error tolerance limits of voltage overscaling (VOS) in SC. Our results show that energy efficiency gains from SC primarily stem from SC’s simpler datapaths which require fewer sequential elements compared to BE equivalents. This allows them to achieve energy efficiency gains as high as <inline-formula> <tex-math notation="LaTeX">$2.4 \times $ </tex-math></inline-formula> and <inline-formula> <tex-math notation="LaTeX">$30 \times $ </tex-math></inline-formula> at 8-bit and 4-bit fixed-point precision, respectively. We also find that VOS can improve the energy efficiency further by up to <inline-formula> <tex-math notation="LaTeX">$1.9\times $ </tex-math></inline-formula> by exploiting SC’s error tolerant encoding.