Mixed-Signal Spin/Charge Reconfigurable Array for Energy-Aware Compressive Signal Processing
Mixed-Signal Spin/Charge Reconfigurable Array for Energy-Aware Compressive Signal Processing
复制标题
DOI:
10.1109/reconfig48160.2019.8994799
复制
发表时间:
2019-12
期刊:
影响因子:
--
通讯作者:
Adrian Tatulian;Soheil Salehi;R. Demara
中科院分区:
文献类型:
--
作者:
Adrian Tatulian;Soheil Salehi;R. Demara
Recently, significant attention has been given to hardware realization of Orthogonal Matching Pursuit (OMP) algorithms for signal reconstruction. Some CMOS-only approaches have been proposed in the literature which minimize overheads impacting throughput by exploiting parallelism within OMP techniques. Herein, an approach using hybrid spin-CMOS hardware is presented as a reconfigurable logic fabric utilizing a palette of spintronic and MOS components. The resulting fabric utilizes slice-organized analog blocks providing amplifiers, transistors, capacitors, and low-/high-barrier Magnetic Tunnel Junctions (MTJs) which are configurable to realize OMP's required squaring and square-root operations in analog. Digital functional blocks include 6-input fracturable look up tables, and a spin-based analog-to-digital converter to realize matrix inversion needed by OMP. These functional blocks are connectable via programmable interconnect to a non-volatile crossbar to perform low energy vector-matrix multiplication with reduced area. Simulation results indicate a 5-fold reduction in energy consumption and a 26-fold decrease in area requirement compared to CMOS-only approaches.