PIUMA: Programmable Integrated Unified Memory Architecture
PIUMA: Programmable Integrated Unified Memory Architecture
复制标题
DOI:
--
复制
发表时间:
2020-10
期刊:
影响因子:
--
通讯作者:
S. Aananthakrishnan;Nesreen Ahmed;Vincent Cavé;Marcelo H. Cintra;Y. Demir;Kristof Du Bois;Stijn Eyerman;J. Fryman;Ivan B. Ganev;W. Heirman;Hans-Christian Hoppe;J. Howard;I. Hur;Midhunchandra Kodiyath;Samkit Jain;D. Klowden;M. Landowski;L. Montigny;A. More;Przemysław Ossowski;R. Pawlowski;Nick Pepperling;F. Petrini;Mariusz Sikora;B. Seshasayee;Shaden Smith;Sebastian Szkoda;Sanjaya Tayal;Jesmin Jahan Tithi;Yves Vandriessche;Izajasz P. Wrosz
中科院分区:
文献类型:
--
作者:
S. Aananthakrishnan;Nesreen Ahmed;Vincent Cavé;Marcelo H. Cintra;Y. Demir;Kristof Du Bois;Stijn Eyerman;J. Fryman;Ivan B. Ganev;W. Heirman;Hans-Christian Hoppe;J. Howard;I. Hur;Midhunchandra Kodiyath;Samkit Jain;D. Klowden;M. Landowski;L. Montigny;A. More;Przemysław Ossowski;R. Pawlowski;Nick Pepperling;F. Petrini;Mariusz Sikora;B. Seshasayee;Shaden Smith;Sebastian Szkoda;Sanjaya Tayal;Jesmin Jahan Tithi;Yves Vandriessche;Izajasz P. Wrosz
High performance large scale graph analytics is essential to timely analyze relationships in big data sets. Conventional processor architectures suffer from inefficient resource usage and bad scaling on graph workloads. To enable efficient and scalable graph analysis, Intel developed the Programmable Integrated Unified Memory Architecture (PIUMA). PIUMA consists of many multi-threaded cores, fine-grained memory and network accesses, a globally shared address space and powerful offload engines. This paper presents the PIUMA architecture, and provides initial performance estimations, projecting that a PIUMA node will outperform a conventional compute node by one to two orders of magnitude. Furthermore, PIUMA continues to scale across multiple nodes, which is a challenge in conventional multinode setups.