Design and implementation of a universal input flyback converter
Design and implementation of a universal input flyback converter
复制标题
通用输入反激变换器的设计与实现
DOI：
--
复制
发表时间：
2016
期刊：
影响因子：
--
通讯作者：
Vedavyasa Kamath
中科院分区：
文献类型：
--
作者：
U. S. Padiyar;Vedavyasa Kamath
由于移动的设备的使用的快速增加，用于这些设备的电源的开发已经成为一个挑战。有需求的更小尺寸的适配器具有高效率，功率密度等，而不是有一个选择开关，不同的电源电压在适配器中，该方法是设计一个转换器，它需要通用的输入电压，并提供恒定的输出电压。转换器的性能也必须对不同的负载条件有效。满足这些要求将需要有效的设计，适当选择分立元件，最佳拓扑结构，散热考虑等，在本文中，进行了讨论的方法来开发一个适配器电路的笔记本电脑。设计了一种开关频率为65 kHz的反激式变换器，可在90 V ~ 250 V通用交流输入下提供19 V的直流输出。考虑到负载的性质，变换器被设计为工作在不连续导通模式（DCM）。详细阐述了为找到离散元件的最佳值而进行的设计。在NI Multisim 13.0中对所设计变换器的闭环运行进行了仿真和分析。在模拟结果令人满意之后，为了研究目的，利用可用资源，在没有任何工业援助的情况下，努力开发转换器的模块。文中还讨论了仿真结果、硬件开发过程中遇到的挑战以及开环硬件模块的结果。
Due to rapid increase in use of mobile devices, development of power supply for these devices has become a challenge. There is demand for smaller size adapter with high efficiency, power density etc. Instead of having a selector switch for different supply voltages in the adapter, the approach is to design a converter which takes universal input voltage and provides constant output voltage. Performance of converter has to be efficient for different load conditions too. Meeting these requirements will require efficient design, proper selection of discrete components, optimal topology, thermal considerations etc. In this paper, approach carried out to develop an adapter circuit for a laptop is discussed. A flyback converter with switching frequency 65 kHz is designed to provide a DC output of 19V for universal ac input (90V to 250V). Considering nature of the load, converter is designed to operate in discontinuous conduction mode (DCM). Design carried out to find the optimal values of the discrete components is elaborated. Closed loop operation of the designed converter is simulated in NI Multisim 13.0 and analysed. After simulation results were satisfactory, for study purpose, with available resources, an effort was made to develop a module of the converter without any industrial assistance. The simulation results, challenges encountered during hardware development, open loop hardware module results are also discussed in the paper.