Error-correcting codes in computer arithmetic.

Error-correcting codes in computer arithmetic.
复制标题

计算机算术中的纠错码。

DOI:
10.1007/978-1-4615-9053-8_5
复制
发表时间:
1972
期刊:
影响因子:
--
通讯作者:
Oscar N. Garcia
Oscar N. Garcia
中科院分区:
--
文献类型:
--
作者:
J. Massey;Oscar N. Garcia

文献摘要

被引文献

相似文献

这一章的目的是总结最重要的成果已取得的理论编码的纠正和检测错误的计算机运算。数字计算机的规模和速度的迅速增长对运算器的可靠性提出了严格的要求。满足这些要求的努力一般遵循以下三个方向之一:(1)试图提高用于构造算术单元的部件的可靠性,(2)试图通过结合硬件冗余来提高可靠性,使得计算结果不受形成算术单元的一个或多个复制单元的故障的影响,或者使得一个或多个复制单元的故障可以被检测到,并且故障单元被替换,以及(3)尝试将冗余合并到正在被处理的数字本身中,使得错误的结果可以被校正或检测到。这第三种方法,也就是本章的主题,默认了有可能建立一个“解码器”,它比它所监视的算术单元更可靠地纠正或检测错误的结果,因此解码器可以被认为是无错误的。
This chapter is intended to summarize the most important results which have been obtained in the theory of coding for the correction and detection of errors in computer arithmetic. The rapid growth in the size and speed of digital computers has placed stringent reliability demands on the arithmetic unit. Attempts to satisfy these demands have generally followed one of three directions: (1) Attempts to improve the reliability of the components used in the construction of the arithmetic unit, (2) attempts to improve reliability by incorporating hardware redundancy so that the result of a computation is unaffected by the failure of one or more of the replicated units which form the arithmetic unit, or so that the failure of one or more of the replicated units can be detected and the faulty units replaced, and (3) attempts to incorporate redundancy into the numbers themselves which are being processed so that erroneous results can be corrected or detected. This third approach, which is the subject of this chapter, tacitly assumes that it is possible to build the “decoder” which corrects or detects erroneous results much more reliably than the arithmetic unit which it monitors, so that the decoder can be considered error-free for practical purposes.