Operating System for Runtime Reconfigurable Multiprocessor Systems
Operating System for Runtime Reconfigurable Multiprocessor Systems
复制标题
用于运行时可重配置多处理器系统的操作系统
DOI：
10.1155/2011/121353
复制
发表时间：
2011
期刊：
影响因子：
--
通讯作者：
J. Becker
中科院分区：
文献类型：
--
作者：
D. Göhringer;M. Hübner;Etienne Nguepi Zeutebouo;J. Becker
传统上，操作系统在类似处理器的硬件架构上处理一个或多个应用实例的任务调度。RAMPSoC是一种新型的运行时自适应多处理器片上系统，它利用FPGA的动态重配置来生成、启动和终止硬件和软件任务。硬件任务必须通过配置访问端口传输到可重构硬件。软件任务可以经由配置访问端口或经由片上通信基础设施（例如，片上网络）加载到相应IP核的本地存储器中。最近的Xilinx FPGA系列，如Virtex-5，提供了两个内部配置访问端口，不能同时访问。为了防止冲突，需要控制对这些端口的访问以及硬件资源管理，例如通过在嵌入式处理器上运行的专用操作系统。为此目的，并处理时间和空间调度操作之间的关系，操作系统的新方法是非常重要的。本文提出的CAP-OS（Configuration Access Port-Operating System）是一个专用的操作系统，它为使用配置端口的客户端提供基于优先级的访问调度、硬件任务映射和资源管理等服务。
Operating systems traditionally handle the task scheduling of one or more application instances on processor-like hardware architectures. RAMPSoC, a novel runtime adaptive multiprocessor System-on-Chip, exploits the dynamic reconfiguration on FPGAs to generate, start and terminate hardware and software tasks. The hardware tasks have to be transferred to the reconfigurable hardware via a configuration access port. The software tasks can be loaded into the local memory of the respective IP core either via the configuration access port or via the on-chip communication infrastructure (e.g. a Network-on-Chip). Recent-series of Xilinx FPGAs, such as Virtex-5, provide two Internal Configuration Access Ports, which cannot be accessed simultaneously. To prevent conflicts, the access to these ports as well as the hardware resource management needs to be controlled, e.g. by a special-purpose operating system running on an embedded processor. For that purpose and to handle the relations between temporally and spatially scheduled operations, the novel approach of an operating system is of high importance. This special purpose operating system, called CAP-OS (Configuration Access Port-Operating System), which will be presented in this paper, supports the clients using the configuration port with the services of priority-based access scheduling, hardware task mapping and resource management.