A Fully Integrated 8-Channel Closed-Loop Neural-Prosthetic CMOS SoC for Real-Time Epileptic Seizure Control

A Fully Integrated 8-Channel Closed-Loop Neural-Prosthetic CMOS SoC for Real-Time Epileptic Seizure Control
复制标题

DOI:
10.1109/jssc.2013.2284346
复制
发表时间:
2014-01-01
影响因子:
5.4
通讯作者:
Wu, Chung-Yu
Wu, Chung-Yu
中科院分区:
工程技术1区
文献类型:
--
作者:
Chen, Wei-Ming;Chiueh, Herming;Wu, Chung-Yu

文献摘要

被引文献

相似文献

提出了一种用于实时颅内EEG(iEEG)采集、癫痫发作检测和电刺激以抑制癫痫发作的8通道闭环神经假体SoC。该SoC由8个高能效模拟前端放大器(AFE)、10-B增量调制SAR ADC(DMSAR ADC)、可配置生物信号处理器(BSP)和自适应耐高压刺激器组成。一个无线电力和数据传输系统也嵌入。通过利用T型连接的伪电阻,AFE的高通(低通)截止频率可以在0.1至10 Hz(0.8至7 kHz)范围内调整。AFEA的噪声效率因子(NEF)为1.77,DMSAR ADC的有效位数(ENOB)为9.57位。BSP从时域熵和频域谱中提取癫痫特征,用于癫痫发作检测。一个恒定的30 μ A的刺激电流通过闭环控制。采集的信号通过MedRadio频段以4 Mbps的开关键控(OOK)调制进行传输,以进行监测。采用多LDO拓扑结构来减轻不同电源域之间的干扰。所提出的SoC是在0.18 μ m CMOS中制造的,占用13.47 mm(2)。在Long Evans大鼠上验证,该SoC功耗为2.8 mW,在0.8 s内实现了92%的高检测精度。
An 8-channel closed-loop neural-prosthetic SoC is presented for real-time intracranial EEG (iEEG) acquisition, seizure detection, and electrical stimulation in order to suppress epileptic seizures. The SoC is composed of eight energy-efficient analog front-end amplifiers (AFEAs), a 10-b delta-modulated SAR ADC (DMSAR ADC), a configurable bio-signal processor (BSP), and an adaptive high-voltage-tolerant stimulator. A wire-less power-and-data transmission system is also embedded. By leveraging T-connected pseudo-resistors, the high-pass (low-pass) cutoff frequency of the AFEAs can be adjusted from 0.1 to 10 Hz (0.8 to 7 kHz). The noise-efficiency factor (NEF) of the AFEA is 1.77, and the DMSAR ADC achieves an ENOB of 9.57 bits. The BSP extracts the epileptic features from time-domain entropy and frequency spectrum for seizure detection. A constant 30-mu A stimulus current is delivered by closed-loop control. The acquired signals are transmitted with on-off keying (OOK) modulation at 4 Mbps over the MedRadio band for monitoring. A multi-LDO topology is adopted to mitigate the interferences across different power domains. The proposed SoC is fabricated in 0.18-mu m CMOS and occupies 13.47 mm(2). Verified on Long Evans rats, the proposed SoC dissipates 2.8 mW and achieves high detection accuracy 92% within 0.8 s.