Double-gate tunnel FET with high-κ gate dielectric
Double-gate tunnel FET with high-κ gate dielectric
复制标题
DOI:
10.1109/ted.2007.899389
复制
发表时间:
2007-07-01
影响因子:
3.1
通讯作者:
Mihai Ionescu, Adrian
中科院分区:
文献类型:
--
作者:
Boucart, Kathy;Mihai Ionescu, Adrian
In this paper, we propose and validate a novel design for a double-gate tunnel field-effect transistor (DG Tunnel FET), for which the simulations show significant improvements compared with single-gate devices using an SiO2 gate dielectric. For the first time, DG Tunnel FET devices, which are using a high-kappa gate dielectric, are explored using realistic design parameters, showing an ON-current as high as 0.23 mA for a gate voltage of 1.8 V, an OFF-current of less than 1 fA (neglecting gate leakage), an improved average subthreshold swing of 57 mV/dec, and a minimum point slope of 11 mV/dec. The 2-D nature of Tunnel FET current flow is studied, demonstrating that the current is not confined to a channel at the gate-dielectric surface. When varying temperature, Tunnel FETs with a high-kappa gate dielectric have a smaller threshold voltage shift than those Using SiO2, while the subthreshold slope for fixed values of V-g remains nearly unchanged, in contrast with the traditional MOSFET. Moreover, an I-on/I-off ratio of more than 2 x 10(11) is shown for simulated devices with a gate length (over the intrinsic region) of 50 nm, which indicates that the Tunnel FET is a promising candidate to achieve better-than-ITRS low-standby-power switch performance.