14.7 A 288µW programmable deep-learning processor with 270KB on-chip weight storage using non-uniform memory hierarchy for mobile intelligence
14.7 A 288µW programmable deep-learning processor with 270KB on-chip weight storage using non-uniform memory hierarchy for mobile intelligence
复制标题
DOI:
10.1109/isscc.2017.7870355
复制
发表时间:
2017-02
期刊:
影响因子:
--
通讯作者:
Suyoung Bang;Jingcheng Wang;Ziyun Li;Cao Gao;Yejoong Kim;Qing Dong;Yen-Po Chen;Laura Fick;Xun Sun;R. Dreslinski;T. Mudge;Hun-Seok Kim;D. Blaauw;D. Sylvester
中科院分区:
文献类型:
--
作者:
Suyoung Bang;Jingcheng Wang;Ziyun Li;Cao Gao;Yejoong Kim;Qing Dong;Yen-Po Chen;Laura Fick;Xun Sun;R. Dreslinski;T. Mudge;Hun-Seok Kim;D. Blaauw;D. Sylvester
Deep learning has proven to be a powerful tool for a wide range of applications, such as speech recognition and object detection, among others. Recently there has been increased interest in deep learning for mobile IoT [1] to enable intelligence at the edge and shield the cloud from a deluge of data by only forwarding meaningful events. This hierarchical intelligence thereby enhances radio bandwidth and power efficiency by trading-off computation and communication at edge devices. Since many mobile applications are “always-on” (e.g., voice commands), low power is a critical design constraint. However, prior works have focused on high performance reconfigurable processors [2–3] optimized for large-scale deep neural networks (DNNs) that consume >50mW. Off-chip weight storage in DRAM is also common in the prior works [2–3], which implies significant additional power consumption due to intensive off-chip data movement.