Formal modeling and verification for pre-charge half buffer gates and circuits
Formal modeling and verification for pre-charge half buffer gates and circuits
复制标题
预充电半缓冲门和电路的形式化建模和验证
DOI:
10.1109/mwscas.2017.8052974
复制
发表时间:
2017
期刊:
影响因子:
--
通讯作者:
S. Srinivasan
中科院分区:
文献类型:
--
作者:
Ashiq A. Sakib;S. Smith;S. Srinivasan
A formal modeling and verification methodology for Pre-Charge Half Buffer (PCHB) gates and circuits is presented. PCHB gates have hysteresis and incorporate a handshaking protocol. Thus, we model gates as transition systems and provide correctness property templates that capture safety and liveness. The methodology is demonstrated using several circuits.