Effects of annealing on pentacene field-effect transistors using polyimide gate dielectric layers
Effects of annealing on pentacene field-effect transistors using polyimide gate dielectric layers
复制标题
DOI:
10.1063/1.2216883
复制
发表时间:
2006-07
影响因子:
3.2
通讯作者:
T. Sekitani;T. Someya;T. Sakurai
中科院分区:
文献类型:
--
作者:
T. Sekitani;T. Someya;T. Sakurai
We report systematic studies on the effects of annealing on pentacene field-effect transistors (FETs). The FETs are fabricated on plastic films with polyimide gate dielectric layers, encapsulated with poly-chloro-para-xylylene (parylene) passivation layers, and annealed in a nitrogen environment at different substrate temperatures. The annealed FETs are functional at a measurement temperature of 160°C and exhibit no degradations in the transistor performance after being subjected to a number of heat cycles between room temperature and 160°C. The annealed FETs exhibit a change of less than 5% in the source-drain currents even after the application of dc voltage biases of VDS=VGS=−40V for 41h. When the FETs are annealed at 140°C for 12h in a nitrogen environment, the mobility increases from 0.52to0.56cm2∕Vs and the on/off ratio also improves to 106.