Real-Time Lossless Compression of Waveforms Using an FPGA

Real-Time Lossless Compression of Waveforms Using an FPGA
复制标题

使用 FPGA 实时无损压缩波形

DOI:
10.1109/tns.2018.2861880
复制
发表时间:
2018
影响因子:
1.8
通讯作者:
K. Yamamoto
K. Yamamoto
中科院分区:
工程技术3区
文献类型:
--
作者:
N. M. Truong;M. Aoki;Y. Igarashi;M. Saito;S. Ito;D. Nagao;Y. Nakatsugawa;H. Natori;Y. Seiya;N. Teshima;K. Yamamoto

文献摘要

被引文献

相似文献

高能物理实验通常需要处理大量的实验数据。特别是近年来,在高能物理实验中处理的数据量和速度显著增加,因为来自探测器的信号波形通常被记录而不减少,以最大限度地提高离线分析的灵活性。为了最好地利用这种数据采集系统的可用带宽与波形记录,我们开发了实时无损波形压缩固件,是基于增量编码技术。该固件提供了34%的原始数据的压缩比,在传输到主机之前,我们的应用程序的快速模数转换器(FADC)板。现场可编程门阵列(FPGA)的资源消耗不大,低成本的中档FPGA就足以实现该固件。该固件已成功地在FADC板上实现,并用于记录DeeMe实验的多丝正比室信号。在本文中,我们提出了相关的固件设计的理论和FPGA上的实现。
High-energy physics experiments must usually handle large transfer rates of experimental data. In particular, in recent years, the amount and speed of data handled in high-energy physics experiments have significantly increased, because signal waveforms from detectors are often recorded without reduction to maximize the flexibility of the offline analysis. To best exploit the available bandwidth of such data acquisition systems with waveform recording, we developed the real-time lossless waveform-compression firmware that is based on a delta-encoding technique. The firmware provides a compression ratio of 34% of the raw data produced, the fast analog-to-digital converter (FADC) boards of our application before transmission to a host computer. The resource consumption of a field-programmable gate array (FPGA) is not large, and a low-cost mid-range FPGA is sufficient to implement this proposed firmware. The firmware has been successfully implemented on an FADC board and was utilized to record signals from multiwire proportional chambers for the DeeMe experiment. In this paper, we present the theory related to the firmware design and its implementation on the FPGA.