Sub-microsecond response digital controller for POL
Sub-microsecond response digital controller for POL
复制标题
DOI:
10.1109/ipec.2014.6869977
复制
发表时间:
2014-05
期刊:
影响因子:
--
通讯作者:
Hirotaka Nonaka;Y. Ishizuka;Kenji Mii;Fumiaki Takenami;D. Kanemoto
中科院分区:
文献类型:
--
作者:
Hirotaka Nonaka;Y. Ishizuka;Kenji Mii;Fumiaki Takenami;D. Kanemoto
This paper will discuss about the proposed hard-ware logic type digital controller for on-board SMPS which has a very small time-delay in control loop. Some experimental has been done including estimation of the load current change experiment and the frequency characteristic of open loop transfer function. These result reveal the proposed circuit could be suppressed the time delay to sub-microsecond order. To use the multi-phase system reduces the output ripple.