PRGA: An Open-Source FPGA Research and Prototyping Framework
PRGA: An Open-Source FPGA Research and Prototyping Framework
复制标题
PRGA：开源 FPGA 研究和原型框架
DOI：
10.1145/3431920.3439294
复制
发表时间：
2021
期刊：
影响因子：
--
通讯作者：
D. Wentzlaff
中科院分区：
文献类型：
--
作者：
Ang Li;D. Wentzlaff
在快速增长的方案范围内使用了现场可编程栅极阵列（FPGA），而异质的CPU-FPGA系统正在利用，以减轻摩尔定律终结所带来的挑战。各种用例中的这种增长促使需要定制特定应用程序或应用领域的FPGA体系结构。尽管高级FPGA型号可以帮助探索FPGA架构空间，但随着FPGA转移到更高级的设计节点，对低级FPGA研究和原型平台的需求越来越大，可以一直带来制造。本文介绍了普林斯顿可重构门阵列（PRGA），这是一个高度可定制，可扩展且完整的开源框架，用于构建自定义FPGA。该框架的核心功能包括从用户指定的FPGA体系结构生成可综合的Verilog，并为自定义FPGA提供完整的，自动生成的开源CAD工具链。 PRGA在Python开发，提供了一种用户友好的API，并支持将其用作独立的FPGA和嵌入式FPGA。 PRGA是FPGA体系结构研究，FPGA配置记忆研究，FPGA CAD工具研究和异质系统研究的绝佳平台。对于需要免费且可自定义的FPGA IP核心的设计师来说，它也是一个完全开源的框架。使用标准单元格库放置并用PRGA设计的FPGA。评估设计并将其与先前的作品进行了比较，提供了可比的性能和提高的可配置性。
Field Programmable Gate Arrays (FPGA) are being used in a fast-growing range of scenarios, and heterogeneous CPU-FPGA systems are being tapped as a possible way to mitigate the challenges posed by the end of Moore's Law. This growth in diverse use cases has fueled the need to customize FPGA architectures for particular applications or application domains. While high-level FPGA models can help explore the FPGA architecture space, as FPGAs move to more advanced design nodes, there is an increased need for low-level FPGA research and prototyping platforms that can be brought all the way to fabrication. This paper presents Princeton Reconfigurable Gate Array (PRGA), a highly customizable, scalable, and complete open-source framework for building custom FPGAs. The framework's core functions include generating synthesizable Verilog from user-specified FPGA architectures, and providing a complete, auto-generated, open-source CAD toolchain for the custom FPGAs. Developed in Python, PRGA provides a user-friendly API and supports use both as a standalone FPGA as well as an embedded FPGA. PRGA is a great platform for FPGA architecture research, FPGA configuration memory research, FPGA CAD tool research, and heterogeneous systems research. It is also a completely open-source framework for designers who need a free and customizable FPGA IP core. An FPGA designed with PRGA is placed and routed using standard cell libraries. The design is evaluated and compared to prior works, providing comparable performance and increased configurability.