A 2.9 ps equivalent resolution interpolating time counter based on multiple independent coding lines

A 2.9 ps equivalent resolution interpolating time counter based on multiple independent coding lines
复制标题

DOI:
10.1088/0957-0233/24/3/035904
复制
发表时间:
2013-03-01
影响因子:
2.4
通讯作者:
Rozyc, K.
Rozyc, K.
中科院分区:
工程技术3区
文献类型:
--
作者:
Szplet, R.;Jachna, Z.;Rozyc, K.

文献摘要

被引文献

相似文献

我们展示了时间计数器的设计、操作和测试结果,该计数器的等效分辨率为 2.9 ps,测量不确定度为 6 ps,测量范围为 10 s。时间计数器已在通用可重编程器件 Spartan-6 (Xilinx) 中实现。为了获得高精度和宽测量范围,参考时钟周期的计数与时钟信号单个周期内的两级插值相结合。插值涉及第一插值级(FIS)中的四相时钟和第二插值级(SIS)中的等效编码线(ECL)。 ECL 被创建为独立离散时间编码线 (TCL) 的复合体。用于创建虚拟 ECL 的 TCL 数量对其分辨率有影响。我们测试了由多达 16 个 TCL 制成的 ECL,但这个想法可以扩展到更多数量的线路。在所提出的时间计数器中​​,计数方法的粗分辨率等于 2 ns(500 MHz 参考时钟的周期),首先在 FIS 中提高了四倍,然后在 SIS 中甚至提高了 400 倍以上。所提出的解决方案使我们能够克服可实现分辨率的技术限制,并提高基于抽头延迟线的集成插值器的转换精度。
We present the design, operation and test results of a time counter that has an equivalent resolution of 2.9 ps, a measurement uncertainty at the level of 6 ps, and a measurement range of 10 s. The time counter has been implemented in a general-purpose reprogrammable device Spartan-6 (Xilinx). To obtain both high precision and wide measurement range the counting of periods of a reference clock is combined with a two-stage interpolation within a single period of the clock signal. The interpolation involves a four-phase clock in the first interpolation stage (FIS) and an equivalent coding line (ECL) in the second interpolation stage (SIS). The ECL is created as a compound of independent discrete time coding lines (TCL). The number of TCLs used to create the virtual ECL has an effect on its resolution. We tested ECLs made from up to 16 TCLs, but the idea may be extended to a larger number of lines. In the presented time counter the coarse resolution of the counting method equal to 2 ns (period of the 500 MHz reference clock) is firstly improved fourfold in the FIS and next even more than 400 times in the SIS. The proposed solution allows us to overcome the technological limitation in achievable resolution and improve the precision of conversion of integrated interpolators based on tapped delay lines.