FULL-KV: Flexible and Ultra-Low-Latency In-Memory Key-Value Store System Design on CPU-FPGA
FULL-KV: Flexible and Ultra-Low-Latency In-Memory Key-Value Store System Design on CPU-FPGA
复制标题
DOI:
10.1109/tpds.2020.2973965
复制
发表时间:
2020-08
影响因子:
5.3
通讯作者:
Yunhui Qiu;Jinyu Xie;Hankun Lv;Wenbo Yin;W. Luk;Lingli Wang;Bowei Yu;Hua Chen;X. Ge;Zhijian Liao;X. Shi
中科院分区:
文献类型:
--
作者:
Yunhui Qiu;Jinyu Xie;Hankun Lv;Wenbo Yin;W. Luk;Lingli Wang;Bowei Yu;Hua Chen;X. Ge;Zhijian Liao;X. Shi
In-memory key-value store (IMKVS) has gained great popularity in data centers. However, big data brings great challenges in performance and power consumption because of the general-purpose Von Neumann computer architecture. Remote direct memory access (RDMA) technology supporting zero-copy networking could partly alleviate the problem but is still not efficient for KVS. To overcome this problem, we present a flexible and ultra-low-latency IMKVS system named FULL-KV, based on a CPU-FPGA heterogeneous architecture. The FPGA serves as a KVS accelerator that can bypass the CPU and implement both the network stacks and the KVS processing with a highly parallel hardware architecture. The system latency of FULL-KV can achieve as low as 1.5μs/2.2μs for the PUT/GET operation, which is 3.0x/1.5x faster than current state-of-the-art hardware-based KVS systems. Besides, FULL-KV can support 4x larger values (up to 4M bytes). Given a total Ethernet bandwidth of 20Gbps, the peak throughput of the single-node FULL-KV can reach 26.0 million key-value operations per second (Mops). In the two-node test system with a commercial Ethernet switch, the peak throughput can reach 52Mops, manifesting the system scalability and practicability.