CACTI 5 . 1
CACTI 5 . 1
复制标题
DOI:
--
复制
发表时间:
2008
期刊:
影响因子:
--
通讯作者:
Shyamkumar Thoziyoor;Naveen Muralimanohar;J. Ahn;Norman P. Jouppi
中科院分区:
文献类型:
--
作者:
Shyamkumar Thoziyoor;Naveen Muralimanohar;J. Ahn;Norman P. Jouppi
CACTI 5.1 is a version of CACTI 5 fixing a number of small bugs in CACTI 5.0. CACTI 5 is the latest major revision of the CACTI tool for modeling the dynamic power, ac cess time, area, and leakage power of caches and other memories. CACTI 5 includes a number of major improvements ov er CACTI 4. First, as fabrication technologies enter the deep-submicron era, device and process parameter scaling has become non-linear. To better model this, the base technology modeling in CACTI 5 has been changed from sim ple linear scaling of the original CACTI 0.8 micron technology to models based on the ITRS roadmap. Second, embe dded DRAM technology has become available from some vendors, and there is interest in 3D stacking of commodi ty DRAM with modern chip multiprocessors. As another major enhancement, CACTI 5 adds modeling support of DRAM mem ories. Third, to support the significant technology modeling changes above and to enable fair comparisons of SRA M and DRAM technology, the CACTI code base has been extensively rewritten to become more modular. At the sa me time, various circuit assumptions have been updated to be more relevant to modern design practice. Finally, nume rous bug fixes and small feature additions have been made. For example, the cache organization assumed by CACTI is now o utput graphically to assist users in understanding the output generated by CACTI.