Fast and Efficient Search for All DC Solutions of PWL Circuits by Means of Oversized Polyhedra

Fast and Efficient Search for All DC Solutions of PWL Circuits by Means of Oversized Polyhedra
复制标题

利用超大多面体快速高效搜索PWL电路的所有直流解

DOI:
10.1109/tcsi.2008.2012233
复制
发表时间:
2009
期刊:
IEEE Transactions on Circuits and Systems I: Regular Papers
影响因子:
--
通讯作者:
S. Pastore
S. Pastore
中科院分区:
--
文献类型:
--
作者:
S. Pastore

文献摘要

参考文献

被引文献

相似文献

提出了一种求解电阻性分段线性(PWL)电路全直流解的快速有效方法。该方法是基于引入合适的多面体,表示为过大,周围的PWL特性的某些部分的序列。与标准多面体方法中引入的最小尺寸多面体不同,这些超大多面体的特征在于具有少量顶点的简单多边形(例如三角形)。整个算法是这样构造的,根据二叉树的序列,由有向弧连接的节点组成,它是基于线性规划测试,其特征在于低维tableaux。使用具有少数顶点的多面体的优点是双重的:在tableau解决方案中有较小的数值误差,并且总的CPU时间显着减少。因此,与标准多面体法相比,它可以处理更高阶的电路。
A fast and efficient method for finding all dc solutions of resistive piecewise linear (PWL) circuits is proposed. This method is based on the introduction of suitable polyhedra, denoted as oversized, surrounding a sequence of certain portions of PWL characteristics. Unlike the minimum-sized polyhedra introduced in the standard polyhedral method, these oversized polyhedra are characterized by simple polygons (for example, triangles) with a low number of vertices. The overall algorithm is so structured according to a sequence of binary trees, composed of nodes connected by oriented arcs, and it is based on a linear programming test characterized by low-dimension tableaux. The advantages of using polyhedra with a few number of vertices are double: There are minor numerical errors in tableau solutions, and the total CPU time decreases remarkably. Therefore, it is possible to deal with higher rank circuits in comparison with the standard polyhedral method.
DOI: 10.1109/iscas.2000.858714
发表时间: 2000-05
期刊: 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)
影响因子: --
作者:
K. Yamamura;Shigeru Tanaka
通讯作者: K. Yamamura;Shigeru Tanaka
DOI: 10.1587/transfun.e92.a.638
发表时间: 2009-02
期刊: IEICE Trans. Fundam. Electron. Commun. Comput. Sci.
影响因子: --
作者:
K. Yamamura;Koki Suda
通讯作者: K. Yamamura;Koki Suda
使用集值映射进行非线性电路的容差分析
DOI: --
发表时间: 2003
期刊: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences vol.J86-A, no.9
影响因子: --
作者:
Kiyotaka Yamamura;Hiroaki Hyodo;Takashi Kimura
通讯作者: Takashi Kimura
DOI: --
发表时间: 2007
期刊: Proceedings of IEEE 2007 International Conference on Communications, Circuits and Systems II
影响因子: --
作者:
Kiyotaka;Yamamura;Yasuaki;Haga;Kiyotaka Yamamura;Kiyotaka Yamamura;Wataru Kuroki;Wataru Kuroki;Kiyotaka Yamamura;Wataru Kuroki;Kiyotaka Yamamura
通讯作者: Kiyotaka Yamamura