A scan disabling-based BAST scheme for test cost reduction
A scan disabling-based BAST scheme for test cost reduction
复制标题
DOI:
10.1587/elex.8.1367
复制
发表时间:
2011
期刊:
影响因子:
--
通讯作者:
Zhiqiang You;Weizheng Wang;Zhiping Dou;Peng Liu;Jishun Kuang
中科院分区:
文献类型:
--
作者:
Zhiqiang You;Weizheng Wang;Zhiping Dou;Peng Liu;Jishun Kuang
This paper proposes a scan disabling-based BIST-aided scan test (BAST) scheme. In this scheme, a pseudo-random pattern generator(PRPG) generates test vector for each slice in multiple scan chains. Using scan disabling technique, the generated test vector is shifted into the scan chains until it is compatible with its corresponding slice for a deterministic test set with don't care bits. An automatic test equipment (ATE) only needs to store the control signals instead of test data. The proposed scheme that is based on the standard scan and uses any test set with don't care bits is widely applicable and easy to deploy. Its hardware overhead that is a PRPG, phase shifter, MISR and scan disable signal is very low. Theoretical analysis and experimental results show the proposed scheme can achieve higher compression gain compared with previous low cost scheme when care bits are few.