Dynamic hardware plugins in an FPGA with partial run-time reconfiguration
Dynamic hardware plugins in an FPGA with partial run-time reconfiguration
复制标题
FPGA 中的动态硬件插件,具有部分运行时重新配置功能
DOI:
10.1109/dac.2002.1012647
复制
发表时间:
2002
期刊:
影响因子:
--
通讯作者:
D. Parlour
中科院分区:
文献类型:
--
作者:
E. Horta;J. Lockwood;David E. Taylor;D. Parlour
Tools and a design methodology have been developed to support partial run-time reconfiguration of FPGA logic on the Field Programmable Port Extender. High-speed Internet packet processing circuits on this platform are implemented as Dynamic Hardware Plugin (DHP) modules that fit within a specific region of an FPGA device. The PARBIT tool has been developed to transform and restructure bitfiles created by standard computer aided design tools into partial bitsteams that program DHPs. The methodology allows the platform to hot-swap application-specific DHP modules without disturbing the operation of the rest of the system.