Accelerating Online Change-Point Detection Algorithm Using 10 GbE FPGA NIC
Accelerating Online Change-Point Detection Algorithm Using 10 GbE FPGA NIC
复制标题
使用 10 GbE FPGA NIC 加速在线变化点检测算法
DOI:
10.1007/978-3-030-10549-5_40
复制
发表时间:
2018
期刊:
影响因子:
--
通讯作者:
Hiroki Matsutani
中科院分区:
文献类型:
--
作者:
Takuma Iwata;K. Nakamura;Yuta Tokusashi;Hiroki Matsutani
In statistical analysis and data mining, change-point detection that identifies the change-points which are times when the probability distribution of time series changes has been used for various purposes, such as anomaly detections on network traffic and transaction data. However, computation cost of a conventional AR (Auto-Regression) model based approach is too high and infeasible for online. In this paper, an AR model based online change-point detection algorithm, called ChangeFinder, is implemented on an FPGA (Field Programmable Gate Array) based NIC (Network Interface Card). The proposed system computes the change-point score from time series data received from 10 GbE (10 Gbit Ethernet). More specifically, it computes the change-point score at the 10 GbE NIC in advance of host applications. This paper aims to reduce the host workload and improve change-point detection performance by offloading ChangeFinder algorithm from host to the NIC. As evaluations, change-point detection in the FPGA NIC is compared with a baseline software implementation and those enhanced by two network optimization techniques using DPDK and Netfilter in terms of throughput. The result demonstrates 16.8x improvement in change-point detection throughput compared to the baseline software implementation. The throughput achieves 83.4% of the 10 GbE line rate.