Architectural characterization of TCP/IP packet processing on the Pentium/spl reg/ M microprocessor
Architectural characterization of TCP/IP packet processing on the Pentium/spl reg/ M microprocessor
复制标题
Pentium/spl reg/ M 微处理器上 TCP/IP 数据包处理的架构特征
DOI：
10.1109/hpca.2004.10024
复制
发表时间：
2004
期刊：
影响因子：
--
通讯作者：
R. Iyer
中科院分区：
文献类型：
--
作者：
S. Makineni;R. Iyer
大多数当前和下一代服务器应用程序（Web服务、电子商务、存储等）使用TCP/IP作为选择的通信协议。因此，这些应用程序的性能在很大程度上取决于终端节点内的有效TCP/IP数据包处理。在不久的将来，随着这些应用的带宽需求从100 Mbps增长到1 Gbps再到10 Gbps，这种依赖性变得更大。出于这一动机，我们专注于以下几点：（a）了解各种模式的TCP/IP处理的性能行为，（B）分析TCP/IP数据包处理的底层架构特征和（c）量化现实工作负载中的TCP/IP数据包处理组件的计算需求。我们通过对运行Microsoft Windows* Server 2003操作系统的英特尔最先进的低功耗奔腾/spl reg/ M微处理器上的数据包处理性能进行深入分析，实现了这些目标。我们的一些关键观察结果是-（i）TCP/IP操作模式可以显着影响性能要求，（ii）与更受内存限制的接收端处理相比，发送端处理在很大程度上是计算密集型的，以及（iii）发送/接收数据包的计算要求可以形成商业服务器工作负载的重要组成部分（28%至40%）。根据我们的分析，我们还讨论了架构以及堆栈相关的改进，这些改进可以帮助实现更高的服务器网络吞吐量并提高应用程序性能。
A majority of the current and next generation server applications (Web services, e-commerce, storage, etc.) employ TCP/IP as the communication protocol of choice. As a result, the performance of these applications is heavily dependent on the efficient TCP/IP packet processing within the termination nodes. This dependency becomes even greater as the bandwidth needs of these applications grow from 100 Mbps to 1 Gbps to 10 Gbps in the near future. Motivated by this, we focus on the following: (a) to understand the performance behavior of the various modes of TCP/IP processing, (b) to analyze the underlying architectural characteristics of TCP/IP packet processing and (c) to quantify the computational requirements of the TCP/IP packet processing component within realistic workloads. We achieve these goals by performing an in-depth analysis of packet processing performance on Intel's state-of-the-art low power Pentium/spl reg/ M microprocessor running the Microsoft Windows* Server 2003 operating system. Some of our key observations are - (i) that the mode of TCP/IP operation can significantly affect the performance requirements, (ii) that transmit-side processing is largely compute-intensive as compared to receive-side processing which is more memory-bound and (iii) that the computational requirements for sending/receiving packets can form a substantial component (28% to 40%) of commercial server workloads. From our analysis, we also discuss architectural as well as stack-related improvements that can help achieve higher server network throughput and result in improved application performance.