Floating point based Cellular Automata simulations using a dual FPGA-enabled system

Floating point based Cellular Automata simulations using a dual FPGA-enabled system
复制标题

使用支持双 FPGA 的系统进行基于浮点的元胞自动机仿真

DOI:
10.1109/hprcta.2008.4745686
复制
发表时间:
2008
期刊:
2008 Second International Workshop on High-Performance Reconfigurable Computing Technology and Applications
影响因子:
--
通讯作者:
P. Sloot
P. Sloot
中科院分区:
--
文献类型:
--
作者:
S. Murtaza;A. Hoekstra;P. Sloot

文献摘要

被引文献

相似文献

随着多核心体系结构的最新出现,多核算计算的年龄可能已经意识到了我们。这种转变可能触发了von Neumann架构的演变朝着并行处理范式。蜂窝自动固有地分散的空间扩展系统,这些系统由大量具有局部连接的简单和相同的组件组成,也是冯·诺伊曼(Von Neumann)在1950年代也提出的,是并行处理替代方案中的潜在候选者。在现场可编程栅极阵列上可用的空间并行性使它们成为研究蜂窝自动机系统的理想平台,以作为多层体系结构上潜在的并行处理范式。作者已经尝试了相当长的一段时间,并报告了他们从单个基于双FPGA芯片的蜂窝自动机加速器实现的进度。对于D2Q9晶格Boltzmann方法实施,我们能够通过将我们的Fortran实施转移到基于单一的FPGA实现的情况下实现2.3的总体加速。此外,通过基于双FPGA的实现,与单一基于FPGA的实现相比,我们达到了接近1.8的速度。
With the recent emergence of multicore architectures, the age of multicore computing might have already dawned upon us. This shift might have triggered the evolution of von Neumann architecture towards a parallel processing paradigm. Cellular Automata- inherently decentralized spatially extended systems consisting of large numbers of simple and identical components with local connectivity, also proposed by von Neumann in 1950s, is the potential candidate among the parallel processing alternatives. The spatial parallelism available on field programmable gate arrays make them the ideal platform to investigate the cellular automata systems as potential parallel processing paradigm on multicore architectures. The authors have been experimenting with this idea for quite some time now and report their progress from a single to a dual FPGA chip based cellular automata accelerator implementation. For D2Q9 Lattice Boltzmann method implementation, we were able to achieve an overall speed-up of 2.3 by moving our Fortran implementation to our single FPGA-based implementations. Further, with our dual FPGA-based implementation, we achieved a speed-up close to 1.8 compared to our single FPGA-based implementation.