A small-area high-performance 512-point 2-dimensional FFT single-chip processor

A small-area high-performance 512-point 2-dimensional FFT single-chip processor
复制标题

一种小面积高性能512点二维FFT单片处理器

DOI:
10.1109/aspdac.2004.1337637
复制
发表时间:
2004
期刊:
ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753)
影响因子:
--
通讯作者:
T. Ohmi
T. Ohmi
中科院分区:
--
文献类型:
--
作者:
N. Miyamoto;L. Karnan;K. Maruo;K. Kotani;T. Ohmi

文献摘要

被引文献

相似文献

我们设计了一个基于两级高速缓存结构的FFT处理器,该处理器采用CMOS 0.35μm三层金属工艺,在2.8 × 2.8 mm 2的面积内集成了552,000个晶体管。该处理器在133MHz频率下,可完成512点、36位复数定点数据格式,一维FFT运算时间为23.2微秒,二维FFT运算时间仅为23.8毫秒。我们已经测量了该处理器在33V,100MHz操作时消耗439.6mW。
We have designed an FFT processor based on the 2-stage cached-memory architecture, which integrates 552,000 transistors within an area of 2.8 x 2.8 mm2 with CMOS 0.35μm triple-layer-metal process. This processor can execute a 512-point, 36-bit-complex fixed-point data format, I-dimensonnl FFT in 23.2 μsec and a 2-dimensional one in only 23.8 msec at 133MHz operation. We have measured this processor consumes 439.6mW at 33V, lOOMHz operation.