A small-area high-performance 512-point 2-dimensional FFT single-chip processor
A small-area high-performance 512-point 2-dimensional FFT single-chip processor
复制标题
一种小面积高性能512点二维FFT单片处理器
DOI:
10.1109/aspdac.2004.1337637
复制
发表时间:
2004
期刊:
影响因子:
--
通讯作者:
T. Ohmi
中科院分区:
文献类型:
--
作者:
N. Miyamoto;L. Karnan;K. Maruo;K. Kotani;T. Ohmi
We have designed an FFT processor based on the 2-stage cached-memory architecture, which integrates 552,000 transistors within an area of 2.8 x 2.8 mm2 with CMOS 0.35μm triple-layer-metal process. This processor can execute a 512-point, 36-bit-complex fixed-point data format, I-dimensonnl FFT in 23.2 μsec and a 2-dimensional one in only 23.8 msec at 133MHz operation. We have measured this processor consumes 439.6mW at 33V, lOOMHz operation.