A universal nonlinear component and its application to WSI
A universal nonlinear component and its application to WSI
复制标题
一种通用非线性元件及其在WSI中的应用
DOI：
10.1109/33.257869
复制
发表时间：
1993
期刊：
影响因子：
--
通讯作者：
Lei Lin
中科院分区：
文献类型：
--
作者：
V. Jain;S. A. Wadekar;Lei Lin
介绍了一种用于实现四种非线性运算之一的高速多功能芯片：1)平方根、2)倒数、3)正余弦和4)反正切。这些函数中的每一个都使用一次只读存储器访问、两次加法以及一次大次乘法和一次主次乘法进行计算，每两个时钟周期产生一个新结果。它的性能意味着速度(对于可比较的技术和最小特征尺寸)比现有方法估计提高了三到四倍。此外，由于所有四种功能都在同一单元上执行，因此当应用需要多种功能时，实现了大约三个硅面积的优势。在信号和图像处理算法的晶片规模集成(WSI)中，通常需要几个这样的功能，而缺陷容限只要求使用一种或两种类型的单元。因此，新的组件非常适合于单片WSI。但是，它也可以作为商用DSP芯片的协处理器/加速器，用于混合WSI实现信号处理算法。其基本原理使高速和多功能的组合目标成为可能，它是非常小的只读存储器表的二阶内插。该芯片有两种版本：24位芯片和16位芯片，均采用2.0微米CMOS工艺制造。>；
Presents a high-speed multifunction chip for performing one of four nonlinear operations: 1) square root, 2) reciprocal, 3) sine/cosine, and 4) arctangent. Each of these functions is evaluated with one ROM access, two additions, and one major and one minor multiplication, yielding a new result every two clock cycles. Its performance signifies an estimated three-to-four-fold increase in speed (for comparable technologies and minimum feature size) over existing approaches. Furthermore, since all four functions are performed on the same cell, a silicon-area advantage of approximately three is realized when the application demands multiple functions. In wafer scale integration (WSI) of signal and image processing algorithms, several such functions are usually needed, while defect tolerance dictates the use of just one or two types of cells. Thus the new component is ideally suited for monolithic WSI. However, it can also be used as a co-processor/accelerator for commercial DSP chips in hybrid WSI implementation of signal processing algorithms. The underlying principle, which has made the combined goals of high-speed and multifunctionality possible, is second-order interpolation of very small ROM tables. Two versions are presented: a 24-b chip, and a 16-b chip, both fabricated in 2.0- mu m CMOS technology. >