Mapping of image and network processing tasks on high-throughput CMOL FPGA circuits

Mapping of image and network processing tasks on high-throughput CMOL FPGA circuits
复制标题

高吞吐量 CMOL FPGA 电路上的图像和网络处理任务映射

DOI:
10.1109/vlsi-soc.2012.6379010
复制
发表时间:
2012
期刊:
2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)
影响因子:
--
通讯作者:
D. Strukov
D. Strukov
中科院分区:
--
文献类型:
--
作者:
A. Madhavan;D. Strukov

文献摘要

被引文献

相似文献

简单的二端忆阻器件具有优良的缩放特性。例如,最近已经展示了尺寸低于10×10 nm 2的器件,并且交叉结构提供了在大规模电路中维持忆阻器密度的方法。虽然在交叉存储器电路中利用高密度忆阻器件相对简单,但在数字逻辑电路中有效地这样做仍然具有挑战性。例如,在被配置为实现代表性基准电路的CMOL FPGA电路中,仅忆阻器件的一小部分(平均小于1%)被有效地利用,即转变为高导电状态。本文的主要贡献是证明,这种利用率可以高得多,超过12%,在某些品种的CMOL FPGA电路,专门设计用于高吞吐量处理流数据。高忆阻器器件利用率通过执行网络和图像处理任务的详细映射来证明,并且主要是由于高效使用高扇入逻辑门来实现与流数据的精确和近似模式匹配操作。作为高利用率的结果,估计所提出的电路与传统方法相比具有高得多的计算吞吐量,并且表示有效地利用忆阻器件的密度优势的杀手级应用。
A simple two-terminal memristive device has excellent scaling properties. For example, devices with footprint below 10×10 nm2 have been recently demonstrated and crossbar structures provide means of sustaining memristor density in large-scale circuits. While taking advantage of high density memristive devices is relatively straightforward in crossbar memory circuits, doing so efficiently in digital logic circuits still remains challenging. For example, only a small fraction (less than 1% on average) of memristive devices is actively utilized, i.e. turned to highly conductive state, in CMOL FPGA circuits which are configured to implement representative benchmark circuits. The main contribution of this paper is to demonstrate that such utilization can be much higher, more than 12%, in certain variety of CMOL FPGA circuits which are specifically designed for high throughput processing of streaming data. The high memristor device utilization is demonstrated by performing detailed mapping of network and image processing tasks and is mainly due to efficient use of high fan-in logic gates implementing exact and approximate pattern matching operations with streaming data. As a result of high utilization proposed circuits are estimated to have much higher computational throughput as compared to traditional approaches and represent a killer application which capitalizes efficiently on the density advantages of memristive devices.