Si-H bond breaking induced retention degradation during packaging process of 256 mbit DRAMs with negative wordline bias
Si-H bond breaking induced retention degradation during packaging process of 256 mbit DRAMs with negative wordline bias
复制标题
在具有负字线偏置的 256 mb DRAM 封装过程中,Si-H 键断裂导致保持力下降
DOI:
10.1109/ted.2005.844743
复制
发表时间:
2005
影响因子:
3.1
通讯作者:
P.
中科院分区:
文献类型:
--
作者:
Minchen Chang;Jengping Lin;Chao;Ruey;S. Shih;Mao;P.
Data retention degradation of a 256-Mbit DRAM during the packaging process is investigated in this paper. Electrical measurement and device simulation show that a trap-assisted leakage degrades the retention time even in packaging process at about 250/spl deg/C. Retention time of the degraded chip is strongly dependent on the negative wordline voltage and operation temperature, but less sensitive to the substrate bias. Trap-assisted gate induced drain leakage is proposed as the mechanism of retention loss in the degraded chip. The degraded chips usually can be repaired by another thermal baking process. We propose Si-H bond breaking and the subsequent trap generation at the gate and drain overlap region as the root cause of retention degradation according to the fact that the Si-H bond density of backend passivation oxide and nitride layers correlate well with the retention performance of DRAM chips with negative wordline bias. Moreover, the packaged chip shows variable retention behavior during a thermal baking of 250/spl deg/C. Theoretical calculation indicates that the trap generation or movement to the high electrical field region beneath the gate can increase the trap-assisted gate induced drain leakage by about an order of magnitude.