Mask substrate requirements and development for extreme ultraviolet lithography (EUVL)
Mask substrate requirements and development for extreme ultraviolet lithography (EUVL)
复制标题
极紫外光刻(EUVL)掩模基板的要求和发展
DOI:
10.1117/12.373338
复制
发表时间:
1999
期刊:
影响因子:
--
通讯作者:
M. Shell
中科院分区:
文献类型:
--
作者:
W. Tong;John S. Taylor;S. Hector;M. Shell
The mask is deemed one of the areas that require significant research and development in EUVL. Silicon wafers will be used for mask substrates for an alpha-class EUVL exposure tool due to their low-defect levels and high quality surface finish. However, silicon has a large coefficient of thermal expansion that leads to unacceptable image distortion due to absorption of EUV light. A low thermal expansion glass or glass-ceramic is likely to be required in order to meet error budgets for the 70 nm node and beyond. Since EUVL masks are used in reflection, they are coated with multilayers prior to patterning. Surface imperfections, such as polishing marks, particles, scratches, or digs, are potential nucleation sites for defects in the multilayer coating, which could result in the printed defects. Therefore we are accelerating developments in the defect reduction and surface finishing of low thermal expansion mask substrates in order to understand long-term issues in controlling printable defects, and to establish the infrastructure for supplying masks. In this paper, we explain the technical requirements for EUVL mask substrates and describe our efforts in establishing a SEMI standard for EUVL masks. We will also report on the early progress of our suppliers in producing low thermal-expansion mask substrates for our development activities.