课题基金 / 基金详情

Research on Cirsuit Topologies for Noise Reduction in Power Electronics Circuits

Research on Cirsuit Topologies for Noise Reduction in Power Electronics Circuits
电力电子电路降噪电路拓扑研究
批准号:
23360126
负责人:
SHOYAMA Masahito
金额:
$12.48万
依托单位:
依托单位国家:
日本
项目类别:
Grant-in-Aid for Scientific Research (B)
财政年份:
2011
资助国家:
日本
项目状态:
已结题
起止时间:
2011-04-01 至 2014-03-31

项目摘要

项目成果

SHOYAMA Masahito的其他基金

相似基金

相关文献

中文摘要
翻译
点击翻译按钮获取中文摘要
英文摘要
Power electronic circuits are widely expanding as energy-saving key technologies, however, a switching noise is generated because a switching element may repeat an on/off action at high frequency. Conventional methods to reduce a noise are post-installed noise filters, snubber elements, etc. in the main circuit, which lead to the increase in size or weight and the cost rise, and the methods had taken great time to it. This research is to reduce noise by means of the new circuit topology in a power electronics main circuit. The method of reducing the common-mode-noise current due to the parasitic capacitance of the semiconductor switch of a three phase inverter circuit and the internal parasitic capacitance in a motor and the noise reduction method in a totem pole type bridgeless power factor correction converter are described.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
DOI: --
发表时间:
期刊:
影响因子: --
作者: [施克威, 富岡聡, 庄山正仁]
通讯作者: 庄山正仁
DOI: --
发表时间:
期刊:
影响因子: --
作者: [施克威, 富岡聡, 庄山正仁]
通讯作者: 庄山正仁
DOI: --
发表时间:
期刊:
影响因子: --
作者: [平川晋也, 庄山正仁]
通讯作者: 庄山正仁
ブリッジレスPFC回路の効率解析
无桥PFC电路的效率分析
DOI: --
发表时间: 2011
期刊:
影响因子: --
作者: [増本聖]
通讯作者: 増本聖
20
    Noise Reduction Technique in Digitally Controlled Switching Power Supply Systems
    • 批准号:
      19560291
    • 项目类别:
      Grant-in-Aid for Scientific Research (C)
    • 资助金额:
      $3.0万
    • 财政年份:
      2007
    • 负责人:
      SHOYAMA Masahito
    • 依托单位:
    海外基金