Tolerating Defects in Low-Power Neural Network Accelerators Via Retraining-Free Weight Approximation
Tolerating Defects in Low-Power Neural Network Accelerators Via Retraining-Free Weight Approximation
复制标题
DOI:
10.1145/3477016
复制
发表时间:
2021-09
期刊:
影响因子:
--
通讯作者:
Fateme S. Hosseini;Fanruo Meng;Chengmo Yang;Wujie Wen;Rosario Cammarota
中科院分区:
文献类型:
--
作者:
Fateme S. Hosseini;Fanruo Meng;Chengmo Yang;Wujie Wen;Rosario Cammarota
Hardware accelerators are essential to the accommodation of ever-increasing Deep Neural Network (DNN) workloads on the resource-constrained embedded devices. While accelerators facilitate fast and energy-efficient DNN operations, their accuracy is threatened by faults in their on-chip and off-chip memories, where millions of DNN weights are held. The use of emerging Non-Volatile Memories (NVM) further exposes DNN accelerators to a non-negligible rate of permanent defects due to immature fabrication, limited endurance, and aging. To tolerate defects in NVM-based DNN accelerators, previous work either requires extra redundancy in hardware or performs defect-aware retraining, imposing significant overhead. In comparison, this paper proposes a set of algorithms that exploit the flexibility in setting the fault-free bits in weight memory to effectively approximate weight values, so as to mitigate defect-induced accuracy drop. These algorithms can be applied as a one-step solution when loading the weights to embedded devices. They only require trivial hardware support and impose negligible run-time overhead. Experiments on popular DNN models show that the proposed techniques successfully boost inference accuracy even in the face of elevated defect rates in the weight memory.