RapidWright: Enabling Custom Crafted Implementations for FPGAs

RapidWright: Enabling Custom Crafted Implementations for FPGAs
复制标题

RapidWright:支持 FPGA 的定制实施

DOI:
10.1109/fccm.2018.00030
复制
发表时间:
2018
期刊:
2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM)
影响因子:
--
通讯作者:
A. Kaviani
A. Kaviani
中科院分区:
--
文献类型:
--
作者:
C. Lavin;A. Kaviani

文献摘要

被引文献

相似文献

通过复用和复制,FPGA应用规模正在迅速增长。这些大型设计的实现结果质量(QoR)通常远低于模块化水平的局部电路所能实现的质量。QoR损耗的一个潜在原因是后端实现工具将设计编译为一个大型电路入口。有没有一种方法可以将创新带到FPGA编译的实现阶段,从而提高QoR?这项工作提出了一种fpga的预实现方法,以实现更高的性能或生产力,并引入了RapidWright,一个开源平台来实现这种新方法。我们的目标是通过模块化实现的重用来提高QoR或生产力,并提供了将QoR提高50%或将编译时间和调试速度提高一个数量级以上的示例。最后,我们演示了RapidWright如何使定制实现具有接近规范的性能。
FPGA application size is rapidly growing by reuse and replication. Achieved quality of results (QoR) of these large designs is often much lower than what could be realized with localized circuits at a modular level. One underlying reason for QoR loss is that back-end implementation tools compile the designs as one large circuit entry. Is there a way to bring innovation to the implementation stage of FPGA compilation that can improve QoR? This work proposes a pre-implemented methodology for FPGAs to achieve higher performance or productivity and introduces RapidWright, an open-source platform to enable this new approach. We aim to enhance either QoR or productivity through the reuse of modular implementations and present examples that improve QoR up to 50% or accelerate compilation time and debug by more than an order of magnitude. Finally, we demonstrate how RapidWright enables custom crafted implementations with near spec performance.