Make Larger Vector Register Sizes New Challenges?: Lessons Learned from the Area of Vectorized Lightweight Compression Algorithms
Make Larger Vector Register Sizes New Challenges?: Lessons Learned from the Area of Vectorized Lightweight Compression Algorithms
复制标题
使更大的矢量寄存器尺寸成为新的挑战?:从矢量化轻量级压缩算法领域汲取的经验教训
DOI:
--
复制
发表时间:
2018
期刊:
影响因子:
--
通讯作者:
Wolfgang Lehner
中科院分区:
文献类型:
--
作者:
Dirk Habich;Patrick Damme;A. Ungethüm;Wolfgang Lehner
The exploitation of data as well as hardware properties is a core aspect for efficient data management. This holds in particular for the field of in-memory data processing. Aside from increasing main memory capacities, in-memory data processing also benefits from novel processing concepts based on lightweight compressed data. To speed up compression as well as decompression, an active research field deals with the specialization of these algorithms to hardware features such as vectorization using SIMD instructions. Most of the vectorized implementations have been proposed for 128 bit vector registers. However, hardware vendors still increase the vector register sizes, whereby a straightforward transformation to these wider vector sizes is possible in most-cases. Thus, we systematically investigated the impact of different SIMD instruction set extensions with wider vector sizes on the behavior of straightforward transformed implementations. In this paper, we will describe our evaluation methodology and present selective results of our exhaustive evaluation. In particular, we will highlight some challenges and present first approaches to tackle them.
DOI:
10.1007/978-3-319-31409-9_6
发表时间:
2015
期刊:
影响因子:
--
作者:
Patrick Damme;Dirk Habich;Wolfgang Lehner
通讯作者:
Wolfgang Lehner
DOI:
10.5441/002/edbt.2017.08
发表时间:
2017
期刊:
影响因子:
--
作者:
Patrick Damme;Dirk Habich;Juliana Hildebrandt;Wolfgang Lehner
通讯作者:
Wolfgang Lehner