Reduced phase error through optimized control of a superconducting qubit

Reduced phase error through optimized control of a superconducting qubit
复制标题

DOI:
10.1103/physreva.82.042339
复制
发表时间:
2010-07
期刊:
影响因子:
2.9
通讯作者:
E. Lucero;J. Kelly;R. Bialczak;M. Lenander;M. Mariantoni;M. Neeley;A. O'Connell;D. Sank;Haohua Wang;M. Weides;J. Wenner;Tsuyoshi Yamamoto;Tsuyoshi Yamamoto;Andrew Cleland;J. Martinis
E. Lucero;J. Kelly;R. Bialczak;M. Lenander;M. Mariantoni;M. Neeley;A. O'Connell;D. Sank;Haohua Wang;M. Weides;J. Wenner;Tsuyoshi Yamamoto;Tsuyoshi Yamamoto;Andrew Cleland;J. Martinis
中科院分区:
物理与天体物理2区
文献类型:
--
作者:
E. Lucero;J. Kelly;R. Bialczak;M. Lenander;M. Mariantoni;M. Neeley;A. O'Connell;D. Sank;Haohua Wang;M. Weides;J. Wenner;Tsuyoshi Yamamoto;Tsuyoshi Yamamoto;Andrew Cleland;J. Martinis

文献摘要

被引文献

相似文献

在实验量子门中最大限度地减少相位和其他误差,可以实现更高保真度的量子处理。特别是,为了量化和修正相位误差,我们开发了一种实验计量学-放大的相位误差(APE)脉冲-它放大并帮助识别一般多能级量子比特结构中的相位误差。为了校正虚跃迁和量子比特流形外泄漏引起的相位和幅度误差,我们实现了“半导数”,这是绝热门(阻力)控制理论对导数简化的实验简化。使用这种方法,相位误差降低了大约五分之一,降到了1.6度。每个门,并且可以调到零。量子比特流形外的泄漏,到量子比特|2>状态,也减少到{约}10{sup-4},门速度提高了20%。
Minimizing phase and other errors in experimental quantum gates allows higher fidelity quantum processing. To quantify and correct for phase errors, in particular, we have developed an experimental metrology - amplified phase error (APE) pulses - that amplifies and helps identify phase errors in general multilevel qubit architectures. In order to correct for both phase and amplitude errors specific to virtual transitions and leakage outside of the qubit manifold, we implement 'half derivative', an experimental simplification of derivative reduction by adiabatic gate (DRAG) control theory. The phase errors are lowered by about a factor of five using this method to {approx}1.6 deg. per gate, and can be tuned to zero. Leakage outside the qubit manifold, to the qubit |2> state, is also reduced to {approx}10{sup -4} for 20% faster gates.