Formal Specification and Realisation of Dynamic Reconfiguration in FPGA-based Systems
Formal Specification and Realisation of Dynamic Reconfiguration in FPGA-based Systems
批准号:
ARC : DP0211458
负责人:
Oliver Diessel
金额:
$21.86万
依托单位国家:
澳大利亚
项目类别:
Discovery Projects
财政年份:
2002
资助国家:
澳大利亚
项目状态:
已结题
起止时间:
2002-01-01 至 2005-12-31
中文摘要
基于现场可编程门阵列系统动态重构的形式化描述与实现。该项目的目标是:\r\n为了显著提高我们对成功利用动态、运行时可重构计算所需的关键概念的理解,这是一项由于现场可编程门阵列(现场可编程门阵列)设备的发展而变得越来越可用的技术,以及\r\n开发一个创新的高级编程环境,其中将包括一种语言、相关的设计方法、编译技术和运行时支持,以使广泛的潜在用户社区能够访问动态可重构计算。\r\n
英文摘要
Formal Specification and Realisation of Dynamic Reconfiguration in FPGA-based Systems. The project aims are:\r\nto significantly advance our understanding of the key concepts needed to successfully exploit dynamic, run-time reconfigurable computing, a technology that is now becoming increasingly available due to developments in FPGA (Field Progammable Gate Array) devices, and\r\nthe development of an innovative high-level programming environment that will include a language, associated design methodologies, compilation techniques, and run-time support that will make dynamic reconfigurable computing accessible to a wide community of potential users.\r\n
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
海外基金