PATH: evaluation of boolean logic using path-based in-memory computing

PATH: evaluation of boolean logic using path-based in-memory computing
复制标题

PATH:使用基于路径的内存计算评估布尔逻辑

DOI:
10.1145/3489517.3530596
复制
发表时间:
2022
期刊:
ACM
影响因子:
--
通讯作者:
Ewetz, Rickard
Ewetz, Rickard
中科院分区:
--
文献类型:
--
作者:
Thijssen, Sven;Jha, Sumit Kumar;Ewetz, Rickard

文献摘要

参考文献

被引文献

相似文献

在内存中处理打破了基于冯诺依曼的结构,以加速数据密集型应用程序。值得注意的努力已经致力于使用数字存储器计算来执行布尔逻辑。现有技术范例的限制在于,它们严重依赖于使用昂贵的写入操作来重复切换非易失性电阻性器件的状态。在本文中,我们提出了一个新的内存计算范式称为基于路径的计算评估布尔逻辑。在范例内的计算是使用一个一次性昂贵的编译阶段和快速有效的评估阶段。该范例的关键属性是执行阶段只涉及廉价的READ操作。此外,一个综合工具,称为PATH提出了自动映射计算到一个单一的交叉设计。PATH工具还支持基于路径的计算系统的合成,其中交叉杆的总数和交叉杆间连接的数量被最小化。我们评估所提出的范例使用10个电路从RevLib基准套件。与最先进的数字内存计算范式相比,基于路径的计算将能量和延迟分别提高了4.7倍和8.5倍。
Processing in-memory breaks von Neumann-based constructs to accelerate data-intensive applications. Noteworthy efforts have been devoted to executing Boolean logic using digital in-memory computing. The limitation of state-of-the-art paradigms is that they heavily rely on repeatedly switching the state of the non-volatile resistive devices using expensive WRITE operations. In this paper, we propose a new in-memory computing paradigm called path-based computing for evaluating Boolean logic. Computation within the paradigm is performed using a one-time expensive compile phase and a fast and efficient evaluation phase. The key property of the paradigm is that the execution phase only involves cheap READ operations. Moreover, a synthesis tool called PATH is proposed to automatically map computation to a single crossbar design. The PATH tool also supports the synthesis of path-based computing systems where the total number of crossbars and the number of inter-crossbar connections are minimized. We evaluate the proposed paradigm using 10 circuits from the RevLib benchmark suite. Compared with state-of-the-art digital in-memory computing paradigms, path-based computing improves energy and latency up to 4.7X and 8.5X, respectively.
使用形式化方法自动合成用于纳米级计算的交叉开关
DOI: --
发表时间: 2015
期刊: IEEE/ACM International Symposium on Nanoscale Architectures
影响因子: --
作者:
Alvaro Velasquez;Sumit Kumar Jha
通讯作者: Sumit Kumar Jha
DOI: 10.1007/s00339-015-9208-y
发表时间: 2015-05
期刊: Applied Physics A
影响因子: --
作者:
Miao Wang;X. Lian;Yiming Pan;Junwen Zeng;Chengyun Wang;Erfu Liu;Baigeng Wang;J. Yang;F. Miao;Dingyu Xing
通讯作者: Miao Wang;X. Lian;Yiming Pan;Junwen Zeng;Chengyun Wang;Erfu Liu;Baigeng Wang;J. Yang;F. Miao;Dingyu Xing
COMPACT:具有最小半周长的纳米级横杆上基于流的计算
DOI: 10.23919/date51398.2021.9473995
发表时间: 2021
期刊: Design Automation and Test in Europe Conference (DATE
影响因子: --
作者:
Thijssen, Sven;Jha, Sumit Kumar;Ewetz, Rickard
通讯作者: Ewetz, Rickard
CONTRA:忆阻内存处理单元的区域受限技术映射框架
DOI: --
发表时间: 2020
期刊: 2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD)
影响因子: --
作者:
Debjyoti Bhattacharjee;A. Chattopadhyay;Srijit Dutta;R. Ronen;Shahar Kvatinsky
通讯作者: Shahar Kvatinsky
具有相变记忆神经元和突触的尖峰循环神经网络,用于加速解决约束满足问题
影响因子: 2.4
作者:
G. Pedretti;P. Mannocci;S. Hashemkhani;V. Milo;O. Melnic;E. Chicca;D. Ielmini
通讯作者: D. Ielmini