Reconfigurable Virtual Memory for FPGA-Driven I/O

Reconfigurable Virtual Memory for FPGA-Driven I/O
复制标题

用于 FPGA 驱动 I/O 的可重新配置虚拟内存

DOI:
10.1145/3582016.3582048
复制
发表时间:
2023
期刊:
ASPLOS 2023
影响因子:
--
通讯作者:
Rossbach, Christopher J.
Rossbach, Christopher J.
中科院分区:
--
文献类型:
--
作者:
Landgraf, Joshua;Giordano, Matthew;Yoon, Esther;Rossbach, Christopher J.

文献摘要

参考文献

被引文献

相似文献

现场可编程门阵列越来越多地用于加速现代应用,云提供商按需提供具有各种现场可编程门阵列、I/O外设和内存选项的现场可编程门阵列平台。FPGA供应商使用限制应用程序可移植性的低级接口暴露I/O。当前抽象这些接口的方法是在抽象级别与性能之间进行权衡。我们提出了FSRF,FSRF,用于可重构结构的文件系统,它在不牺牲性能的情况下在较高级别抽象了FPGA I/O。FSRF不公开特定于平台的I/O接口,而是使文件能够从主机直接映射到FPGA虚拟内存。在现场可编程门阵列上,强大的操作系统管理的虚拟内存硬件提供对现场可编程门阵列本地资源的高性能访问,并有助于协调对远程数据的访问。FSRF利用可重配性将其虚拟内存实施专门用于应用程序,包括在SRAM和DRAM TLB之间进行选择、调整FPGA DRAM条带化和调整DMA I/O。在Amazon F1 FPGA上,FSRF的性能优于来自FPGA操作系统的技术,如Coyote和AmorOS,分别提高高达×和2.3%(几何平均值+75%和+27%),性能接近物理寻址(90%几何平均值)。
FPGAs are increasingly used to accelerate modern applications, and cloud providers offer FPGA platforms on-demand with a variety of FPGAs, I/O peripherals, and memory options. FPGA vendors expose I/O with low-level interfaces that limit application portability. Current approaches to abstracting these interfaces trade level of abstraction against performance.We present FSRF, File System for Reconfigurable Fabrics, which abstracts FPGA I/O at a high level without sacrificing performance. Rather than exposing platform-specific I/O interfaces, FSRF enables files to be mapped directly into FPGA virtual memory from the host. On the FPGA, powerful OS-managed virtual memory hardware provides performant access to FPGA-local resources and helps coordinate access to remote data. FSRF leverages reconfigurability to specialize its virtual memory implementation to applications, including selecting between SRAM and DRAM TLBs, adapting FPGA DRAM striping, and tuning DMA I/O. On Amazon F1 FPGAs, FSRF outperforms techniques from FPGA OSes such as Coyote and AmorphOS with improvements of up to 64× and 2.3×, respectively (+75% and +27% geometric mean), and performance close to that of physical addressing (90% geometric mean).
适用于混合 ARM-FPGA 平台的微内核管理程序
DOI: --
发表时间: 2013
期刊: IEEE International Conference on Application-Specific Systems, Architectures, and Processors
影响因子: --
作者:
K. Pham;A. Jain;Jin Cui;Suhaib A. Fahmy;D. Maskell
通讯作者: D. Maskell
多核架构 HPRC 系统中可重构协处理器的虚拟化
DOI: 10.1016/j.sysarc.2012.03.002
发表时间: 2012
期刊: J. Syst. Archit.
影响因子: --
作者:
I. González;S. López;G. Sutter;Diego Sanchez;Francisco J. Gómez;J. Aracil
通讯作者: J. Aracil
适用于共享内存 FPGA 平台的虚拟机管理程序
DOI: 10.1145/3373376.3378482
发表时间: 2020
期刊: Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems
影响因子: --
作者:
Jiacheng Ma;Gefei Zuo;Kevin Loughlin;Xiao;Yanqiang Liu;Abel Mulugeta Eneyew;Zhengwei Qi;Baris Kasikci
通讯作者: Baris Kasikci
DOI: 10.1109/iccd.1995.528912
发表时间: 1995
期刊: Proceedings of ICCD '95 International Conference on Computer Design. VLSI in Computers and Processors
影响因子: --
作者:
A. Tsutsui;T. Miyazaki;Kazuhisa Yamada;N. Ohta
通讯作者: N. Ohta
DOI: 10.1145/2678373.2665678
发表时间: 2014-10
期刊: 2014 ACM/IEEE 41st International Symposium on Computer Architecture (ISCA)
影响因子: --
作者:
Andrew Putnam;Adrian M. Caulfield;Eric S. Chung;Derek Chiou;Kypros Constantinides;J. Demme;H. Esmaeilzadeh;J. Fowers;Gopi Prashanth Gopal;J. Gray;M. Haselman;S. Hauck;Stephen Heil;Amir Hormati;Joo-Young Kim;S. Lanka;J. Larus;Eric Peterson;Simon Pope;Aaron Smith;J. Thong;Phillip Yi Xiao;D. Burger
通讯作者: Andrew Putnam;Adrian M. Caulfield;Eric S. Chung;Derek Chiou;Kypros Constantinides;J. Demme;H. Esmaeilzadeh;J. Fowers;Gopi Prashanth Gopal;J. Gray;M. Haselman;S. Hauck;Stephen Heil;Amir Hormati;Joo-Young Kim;S. Lanka;J. Larus;Eric Peterson;Simon Pope;Aaron Smith;J. Thong;Phillip Yi Xiao;D. Burger