Efficient Large Integer Multiplication with Arm SVE Instructions
Efficient Large Integer Multiplication with Arm SVE Instructions
复制标题
使用 Arm SVE 指令进行高效大整数乘法
DOI:
10.1145/3578178.3578193
复制
发表时间:
2023
期刊:
影响因子:
--
通讯作者:
Takuya Edamatsu and Daisuke Takahashi
中科院分区:
文献类型:
--
作者:
R. Tamura;J. Lin;Y. Futamura;T. Sakurai;T. Miyazaki;上ノ山功基,廣田悠輔;廣田悠輔;Takuya Edamatsu and Daisuke Takahashi
In this study, we implement large integer multiplication with the Arm Scalable Vector Extension (SVE) instructions. SVE is a single instruction, multiple data (SIMD) instruction set for the Arm AArch64 architecture. We use a reduced-radix representation technique because SIMD instructions do not retain the carry that occurs when partial products are added in large integer multiplication computations. Furthermore, we develop and implement a multiplication algorithm based on the Basecase method, which allows the application of ordinary multiplication instructions to special integers in reduced-radix representation. To evaluate performance, we compare our multiplication implementation on an A64FX processor with the GNU Multiple Precision Arithmetic Library (GMP). We show that processing with SVE was faster than GMP for multiplication with operands larger than 2,048 bits. The performance gain was up to 36%. These results suggest that SVE instructions have the potential to be faster than scalar instructions for large integer multiplication, especially for large operands.
登录
查看更多内容
DOI:
10.1109/aemcse51986.2021.00208
发表时间:
2021
期刊:
2021 4th International Conference on Advanced Electronic Materials, Computers and Software Engineering (AEMCSE)
影响因子:
--
作者:
Xiuwen Wan;Naijie Gu;Junjie Su
通讯作者:
Junjie Su
影响因子:
3
作者:
M. Cococcioni;Federico Rossi;E. Ruffaldi;S. Saponara
通讯作者:
M. Cococcioni;Federico Rossi;E. Ruffaldi;S. Saponara
DOI:
10.7717/peerj-cs.769
发表时间:
2021
期刊:
PeerJ. Computer science
影响因子:
--
作者:
Bramas B
通讯作者:
Bramas B
影响因子:
1.9
作者:
B. Buhrow;B. Gilbert;C. Haider
通讯作者:
C. Haider