VeriSketch: Synthesizing Secure Hardware Designs with Timing-Sensitive Information Flow Properties
VeriSketch: Synthesizing Secure Hardware Designs with Timing-Sensitive Information Flow Properties
复制标题
VeriSketch:综合安全硬件设计与时间敏感信息流属性
DOI:
10.1145/3319535.3354246
复制
发表时间:
2019
期刊:
影响因子:
--
通讯作者:
Kastner, Ryan
中科院分区:
文献类型:
--
作者:
Ardeshiricham, Armaiti;Takashima, Yoshiki;Gao, Sicun;Kastner, Ryan
We present VeriSketch, a security-oriented program synthesis framework for developing hardware designs with formal guarantee of functional and security specifications. VeriSketch defines a synthesis language, a code instrumentation framework for specifying and inferring timing-sensitive information flow properties, and uses specialized constraint-based synthesis for generating HDL code that enforces the specifications. We show the power of VeriSketch through security-critical hardware design examples, including cache controllers, thread schedulers, and system-on-chip arbiters, with formal guarantee of security properties such as absence of timing side-channels, confidentiality, and isolation.
登录
查看更多内容
DOI:
10.1109/rtas.2014.6925994
发表时间:
2014
期刊:
2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS)
影响因子:
--
作者:
Michael Zimmer;David Broman;C. Shaver;Edward A. Lee
通讯作者:
Edward A. Lee
DOI:
--
发表时间:
2013
期刊:
Asilomar Conference on Signals, Systems and Computers
影响因子:
--
作者:
Andrew Becker;D. Novo;P. Ienne
通讯作者:
P. Ienne
DOI:
--
发表时间:
2018
影响因子:
2.9
作者:
P. Subramanyan;Bo;Y. Vizel;Aarti Gupta;S. Malik
通讯作者:
S. Malik
DOI:
--
发表时间:
2012
期刊:
International Conference on Computer Aided Verification
影响因子:
--
作者:
Matt Fredrikson;R. Joiner;S. Jha;T. Reps;Phillip A. Porras;Hassen Saïdi;V. Yegneswaran
通讯作者:
V. Yegneswaran
DOI:
10.1145/1866307.1866340
发表时间:
2010-10
期刊:
--
影响因子:
--
作者:
William R. Harris;S. Jha;T. Reps
通讯作者:
William R. Harris;S. Jha;T. Reps