INSPIRE Track 1: Programming Digital Materials: Additive Assembly of Integrated Electronics
INSPIRE 轨道 1:数字材料编程:集成电子器件的增材组装
基本信息
- 批准号:1344222
- 负责人:
- 金额:$ 79.9万
- 依托单位:
- 依托单位国家:美国
- 项目类别:Continuing Grant
- 财政年份:2014
- 资助国家:美国
- 起止时间:2014-01-01 至 2017-06-30
- 项目状态:已结题
- 来源:
- 关键词:
项目摘要
This INSPIRE award is partially funded by the Interdisciplinary Research Program in the Division of Civil, Mechanical and Manufacturing Innovation in the Directorate for Engineering, the Computer systems Research Program in the Division of Computer and Network Systems in the Directorate for Computer and Information Science and Engineering, and the Robust Intelligence Program in the Division of Information and Intelligent Systems in the Directorate for Computer and Information Science and Engineering.Integrated circuits are produced in billion-dollar chip fabs, which require many months of processing to go from a design to a chip. The goal of this proposal is to accomplish that in an afternoon, with a table-top process. Rather than etching or depositing electronic materials, as is done today, it is based on assembling digital materials. These use a discrete set of components, reversibly joined in a discrete set of relative positions and orientations. Those attributes allow positions to be determined by the parts, errors in their placement to be detected and corrected, dissimilar materials to be joined, and them to be disassembled rather than disposed. A conducting and insulating part type will be used to replace multilayer printed circuit boards, connectors and cabling for three-dimensional interconnect, inductors and capacitors, striplines and antennas. A resistive part type will be added for producing passive components, semiconducting part types will be added for active components, and magnetic and flexural part types for electromechanical components.This project will develop prototypes of the parts, the processes to produce them, the assemblers to place them, and the software tools to design with them. The research will progress in stages of size and complexity, reproducing the history of integrated electronics. First will be the equivalent of small-scale integration, using tens of parts with a 100 micron feature size. A test case at this level of integration will be assembling a radiofrequency matching network. Then will come medium-scale integration, using hundreds of parts with a 10 micron feature size. A goal here will be assembling a ring oscillator and binary counter. Finally, large-scale integration will use thousands of parts with a 1 micron feature size, with a goal of assembling a microprocessor. Computer-controlled manufacturing has progressed from subtractive to additive processes; this research roadmap will introduce the discrete assembly and disassembly of functional digital materials, to code the construction of complete systems in an integrated process.
该 INSPIRE 奖的部分资金来自工程局土木、机械和制造创新司的跨学科研究计划、计算机和信息科学与工程局计算机和网络系统司的计算机系统研究计划以及计算机和信息科学与工程局信息和智能系统司的鲁棒智能计划。集成电路是在价值数十亿美元的芯片工厂生产的,这需要大量资金。 从设计到芯片需要数月的处理时间。该提案的目标是通过桌面流程在一个下午内完成该任务。它不是像今天那样蚀刻或沉积电子材料,而是基于组装数字材料。它们使用一组离散的组件,以一组离散的相对位置和方向可逆地连接。这些属性允许由零件确定位置、检测和纠正零件放置中的错误、连接不同的材料以及将零件拆卸而不是丢弃。导电和绝缘部件类型将用于取代多层印刷电路板、连接器和三维互连布线、电感器和电容器、带状线和天线。将添加电阻零件类型用于生产无源元件,将添加半导体零件类型用于生产有源元件,以及磁性和弯曲零件类型用于机电元件。该项目将开发零件原型、生产过程、放置零件的装配程序以及用于设计零件的软件工具。该研究将在规模和复杂性方面取得进展,重现集成电子学的历史。首先相当于小规模集成,使用数十个具有 100 微米特征尺寸的部件。此集成级别的测试用例将组装射频匹配网络。然后是中等规模的集成,使用数百个具有 10 微米特征尺寸的部件。这里的目标是组装环形振荡器和二进制计数器。最后,大规模集成将使用数千个特征尺寸为 1 微米的零件,目标是组装微处理器。计算机控制的制造已从减材工艺发展到增材工艺;该研究路线图将介绍功能数字材料的离散组装和拆卸,以在集成过程中编码完整系统的构建。
项目成果
期刊论文数量(0)
专著数量(0)
科研奖励数量(0)
会议论文数量(0)
专利数量(0)
数据更新时间:{{ journalArticles.updateTime }}
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
数据更新时间:{{ journalArticles.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ monograph.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ sciAawards.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ conferencePapers.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ patent.updateTime }}
Neil Gershenfeld其他文献
Using unitary operations to preserve quantum states in the presence of relaxation
使用酉运算在存在弛豫的情况下保持量子态
- DOI:
- 发表时间:
2002 - 期刊:
- 影响因子:0
- 作者:
B. Recht;Y. Maguire;S. Lloyd;Issac L. Chuang;Neil Gershenfeld - 通讯作者:
Neil Gershenfeld
A quantum conversation.
一场量子对话。
- DOI:
10.1126/science.293.5537.2035 - 发表时间:
2001 - 期刊:
- 影响因子:56.9
- 作者:
Neil Gershenfeld - 通讯作者:
Neil Gershenfeld
Discretely assembled walking machines
- DOI:
10.1007/s12213-020-00128-1 - 发表时间:
2020-02-17 - 期刊:
- 影响因子:1.600
- 作者:
Will Langford;Neil Gershenfeld - 通讯作者:
Neil Gershenfeld
Analog Logic Automata
模拟逻辑自动机
- DOI:
10.1109/biocas.2008.4696906 - 发表时间:
2008 - 期刊:
- 影响因子:0
- 作者:
Kailiang Chen;Jonathan Leu;Neil Gershenfeld - 通讯作者:
Neil Gershenfeld
Computational metrology for materials
- DOI:
10.1557/s43578-025-01651-2 - 发表时间:
2025-07-31 - 期刊:
- 影响因子:2.900
- 作者:
James Warren;Jake Read;Jonathan Seppala;Erik Strand;Neil Gershenfeld - 通讯作者:
Neil Gershenfeld
Neil Gershenfeld的其他文献
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
{{ truncateString('Neil Gershenfeld', 18)}}的其他基金
I-Corps: Manufacturing miniaturized high density printed circuit boards
I-Corps:制造小型高密度印刷电路板
- 批准号:
2234204 - 财政年份:2022
- 资助金额:
$ 79.9万 - 项目类别:
Standard Grant
U.S.-India Workshop: Distributed Development of the Principles and Applications of Digital Fabrication
美印研讨会:数字制造原理与应用的分布式开发
- 批准号:
0941547 - 财政年份:2009
- 资助金额:
$ 79.9万 - 项目类别:
Standard Grant
ITR/SY: Center for Bits and Atoms
ITR/SY:比特和原子中心
- 批准号:
0122419 - 财政年份:2001
- 资助金额:
$ 79.9万 - 项目类别:
Cooperative Agreement
相似海外基金
FMitF: Track I: Flexible Data Plane Programming
FMITF:第一轨:灵活的数据平面编程
- 批准号:
2319425 - 财政年份:2023
- 资助金额:
$ 79.9万 - 项目类别:
Standard Grant
FMitF: Track I: Principles for Modular Probabilistic Programming and Inference
FMITF:第一轨:模块化概率编程和推理原理
- 批准号:
2220408 - 财政年份:2022
- 资助金额:
$ 79.9万 - 项目类别:
Standard Grant
Collaborative Research: FMitF: Track I: End-usser Programming for CAD Systems via Language Design and Synthesis
协作研究:FMitF:第一轨:通过语言设计和综合进行 CAD 系统的最终用户编程
- 批准号:
2219865 - 财政年份:2022
- 资助金额:
$ 79.9万 - 项目类别:
Standard Grant
Collaborative Research: FMitF: Track I: End-usser Programming for CAD Systems via Language Design and Synthesis
协作研究:FMitF:第一轨:通过语言设计和综合进行 CAD 系统的最终用户编程
- 批准号:
2219864 - 财政年份:2022
- 资助金额:
$ 79.9万 - 项目类别:
Standard Grant
NSF Convergence Accelerator Track H: Determining Community Needs for Accessibility Tools that Facilitate Programming Education and Workforce Readiness for Persons with Disabilities
NSF 融合加速器轨道 H:确定社区对辅助工具的需求,以促进残疾人的编程教育和劳动力准备
- 批准号:
2236320 - 财政年份:2022
- 资助金额:
$ 79.9万 - 项目类别:
Standard Grant
Collaborative Research: FMitF: Track I: Usable Synthesis-based End-User Programming with Rich Interaction Modalities
合作研究:FMitF:第一轨:具有丰富交互方式的可用的基于综合的最终用户编程
- 批准号:
2123965 - 财政年份:2021
- 资助金额:
$ 79.9万 - 项目类别:
Standard Grant
FMitF: Track I: End-User Programming with Synthesis-Guided Interaction Models
FMITF:第一轨:使用综合引导交互模型的最终用户编程
- 批准号:
2122950 - 财政年份:2021
- 资助金额:
$ 79.9万 - 项目类别:
Standard Grant
Collaborative Research: FMitF: Track I: Usable Synthesis-based End-User Programming with Rich Interaction Modalities
合作研究:FMitF:第一轨:具有丰富交互方式的可用的基于综合的最终用户编程
- 批准号:
2123654 - 财政年份:2021
- 资助金额:
$ 79.9万 - 项目类别:
Standard Grant
Collaborative Research: FMitF: Track I: Differentiable Probabilistic Programming with Recursive Structured Models
合作研究:FMitF:第一轨:使用递归结构化模型的可微概率规划
- 批准号:
2019266 - 财政年份:2020
- 资助金额:
$ 79.9万 - 项目类别:
Standard Grant
Collaborative Research: FMitF: Track I: Differentiable Probabilistic Programming with Recursive Structured Models
合作研究:FMitF:第一轨:使用递归结构化模型的可微概率规划
- 批准号:
2019291 - 财政年份:2020
- 资助金额:
$ 79.9万 - 项目类别:
Standard Grant