Integrating Numerical Methods into Formal Verification
Integrating Numerical Methods into Formal Verification
批准号:
RGPIN-2014-03926
负责人:
Greenstreet, Mark
金额:
$2.33万
依托单位国家:
加拿大
项目类别:
Discovery Grants Program - Individual
财政年份:
2015
资助国家:
加拿大
项目状态:
已结题
起止时间:
2015-01-01 至 2016-12-31
中文摘要
点击翻译按钮获取中文摘要
英文摘要
This research seeks to change the way that analog circuits and computer-based control systems are designed. Such designs are ubiquitous. For example, cell phones contain on-chip accelerometers that allow them to sense the orientation of the phone and set the orientation of the image of the screen accordingly. More analog circuitry is used for cameras, audio, and wireless communication. A typical CPU chip has an large number of sensors to measure temperature, power-supply voltage, details of clock timing. These are used by a dedicated processor to make adjustments to analog circuits on the chip to keep it operating correctly. At a higher level, dedicated computers are used to control a wide range of devices from kitchen appliances to automobile engines and brakes and aircraft autopilots. These control systems and analog circuits are related in that their models are based on continuous mathematics, especially differential equations. Simulation remains the main design tool for such systems. However, simulation can only consider a small fraction of the possible inputs or operating conditions, and devising good test cases to simulate is a time-consuming and error-prone task. This research seeks to make verification of these designs much more complete and automatic.
Formal verification plays an important role in finding errors in computer hardware and software before the problems become expensive to correct or have caused serious harm. These verification methods construct rigorous mathematical proofs that the design satisfies key specifications for all possible inputs and operating conditions. Advances in algorithms for formal verification have led to the widespread adaptation of formal techniques for hardware design and a growing use for verifying low-level software.
The proposed research will combine numerical methods with formal verification techniques to enable verification for control systems, analog circuits, and other domains that are naturally modeled using ordinary differential equations. The fundamental challenge for this work is that numerical computing and formal verification have been developed largely using different mathematical underpinnings. We propose to do this by identifying numerical methods that can analyse key properties of real circuits and control systems. These include optimization, automatic differentiation, and interval arithmetic based "verification algorithms". In each case, we need to formulate the numerical computations in a way that can be understood as lemmas and theorems in the formal verification context. The goal is to create a logically rigorous framework for integrating numerical methods into formal verification tools. This framework should be flexible enough to allow others to incorporate other numerical methods specific for their problem domains. These tools should spare designers much of the tedious simulation work of current approaches and catch errors before they are expensive to correct or cause serious harm.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
Integrating Numerical Methods into Formal Verification
-
批准号:RGPIN-2014-03926
-
项目类别:Discovery Grants Program - Individual
-
资助金额:$2.33万
-
财政年份:2018
-
负责人:Greenstreet, Mark
-
依托单位:
Integrating Numerical Methods into Formal Verification
-
批准号:RGPIN-2014-03926
-
项目类别:Discovery Grants Program - Individual
-
资助金额:$2.33万
-
财政年份:2017
-
负责人:Greenstreet, Mark
-
依托单位:
Integrating Numerical Methods into Formal Verification
-
批准号:RGPIN-2014-03926
-
项目类别:Discovery Grants Program - Individual
-
资助金额:$2.33万
-
财政年份:2016
-
负责人:Greenstreet, Mark
-
依托单位:
Integrating Numerical Methods into Formal Verification
-
批准号:RGPIN-2014-03926
-
项目类别:Discovery Grants Program - Individual
-
资助金额:$2.33万
-
财政年份:2014
-
负责人:Greenstreet, Mark
-
依托单位:
Analysis, verification and design for energy aware computation
-
批准号:138501-2007
-
项目类别:Discovery Grants Program - Individual
-
资助金额:$1.38万
-
财政年份:2011
-
负责人:Greenstreet, Mark
-
依托单位:
Formal verification of analog circuits and active inductors for deep-submicron design
-
批准号:356905-2007
-
项目类别:Collaborative Research and Development Grants
-
资助金额:$1.61万
-
财政年份:2010
-
负责人:Greenstreet, Mark
-
依托单位:
Analysis, verification and design for energy aware computation
-
批准号:138501-2007
-
项目类别:Discovery Grants Program - Individual
-
资助金额:$1.38万
-
财政年份:2010
-
负责人:Greenstreet, Mark
-
依托单位:
Analysis, verification and design for energy aware computation
-
批准号:138501-2007
-
项目类别:Discovery Grants Program - Individual
-
资助金额:$1.38万
-
财政年份:2009
-
负责人:Greenstreet, Mark
-
依托单位:
Formal verification of analog circuits and active inductors for deep-submicron design
-
批准号:356905-2007
-
项目类别:Collaborative Research and Development Grants
-
资助金额:$7.58万
-
财政年份:2009
-
负责人:Greenstreet, Mark
-
依托单位:
Analysis, verification and design for energy aware computation
-
批准号:138501-2007
-
项目类别:Discovery Grants Program - Individual
-
资助金额:$1.38万
-
财政年份:2008
-
负责人:Greenstreet, Mark
-
依托单位:
Formal verification of analog circuits and active inductors for deep-submicron design
-
批准号:356905-2007
-
项目类别:Collaborative Research and Development Grants
-
资助金额:$3.5万
-
财政年份:2008
-
负责人:Greenstreet, Mark
-
依托单位:
Analysis, verification and design for energy aware computation
-
批准号:138501-2007
-
项目类别:Discovery Grants Program - Individual
-
资助金额:$1.38万
-
财政年份:2007
-
负责人:Greenstreet, Mark
-
依托单位:
Design and verification at the discrete/continuous interface
-
批准号:138501-2004
-
项目类别:Discovery Grants Program - Individual
-
资助金额:$1.53万
-
财政年份:2006
-
负责人:Greenstreet, Mark
-
依托单位:
Design and verification at the discrete/continuous interface
-
批准号:138501-2004
-
项目类别:Discovery Grants Program - Individual
-
资助金额:$1.53万
-
财政年份:2005
-
负责人:Greenstreet, Mark
-
依托单位:
Design and verification at the discrete/continuous interface
-
批准号:138501-2004
-
项目类别:Discovery Grants Program - Individual
-
资助金额:$1.53万
-
财政年份:2004
-
负责人:Greenstreet, Mark
-
依托单位:
Verification using continuous models
-
批准号:138501-2000
-
项目类别:Discovery Grants Program - Individual
-
资助金额:$2.77万
-
财政年份:2003
-
负责人:Greenstreet, Mark
-
依托单位:
Verification using continuous models
-
批准号:138501-2000
-
项目类别:Discovery Grants Program - Individual
-
资助金额:$2.77万
-
财政年份:2002
-
负责人:Greenstreet, Mark
-
依托单位:
Verification using continuous models
-
批准号:138501-2000
-
项目类别:Discovery Grants Program - Individual
-
资助金额:$2.77万
-
财政年份:2001
-
负责人:Greenstreet, Mark
-
依托单位:
Verification using continuous models
-
批准号:138501-2000
-
项目类别:Discovery Grants Program - Individual
-
资助金额:$2.77万
-
财政年份:2000
-
负责人:Greenstreet, Mark
-
依托单位:
Verification using continuous models
-
批准号:138501-1996
-
项目类别:Discovery Grants Program - Individual
-
资助金额:$2.48万
-
财政年份:1999
-
负责人:Greenstreet, Mark
-
依托单位:
海外基金