An Input-Feedforward Delta-Sigma Modulator With Relaxed Timing Constraints

An Input-Feedforward Delta-Sigma Modulator With Relaxed Timing Constraints
复制标题

具有宽松时序约束的输入前馈 Delta-Sigma 调制器

DOI:
10.1109/tcsii.2017.2689246
复制
发表时间:
2018-03
期刊:
IEEE Transactions on Circuits and Systems-II: EXPRESS BRIEFS
影响因子:
--
通讯作者:
Wei LI
Wei LI
中科院分区:
其他
文献类型:
--
作者:
Qingqin Wang;Wei LI

文献摘要

参考文献

相似文献

为了放宽输入前馈 Δ-Σ 调制器的时序限制,本简介介绍了通用调制器架构及其电路实现。在系统级,通过等效变换将半周期延迟从环路滤波器中分离出来。然后转移到输入和反馈路径,使输入路径中的半周期延迟与反馈环路中的模拟求和、量化和动态元件匹配共享一个时钟相位,从而解决时序问题。在电路层面,输入路径的半周期延迟是通过双电压采样/电荷重新分配实现的,反馈路径通过共享次级采样电容保持不变,从而避免了量化噪声折叠。理论分析表明,该调制器的失配噪声和电路噪声均略小于传统调制器;电路级仿真表明该调制器具有良好的性能。因此,该调制器可应用于低电压、高分辨率的模数转换。
To relax timing constraints of the input-feedforward delta-sigma modulator, this brief presents a general modulator architecture and its circuit implementation. At system level, a half-cycle delay is split from the loop filter through equivalent transformation. It is then shifted to the input and the feedback paths so that the half-cycle delay in the input path shares one-clock phase with the analog summation, quantization, and dynamic element matching in the feedback loop, thereby resolving the timing issue. At circuit level, the half-cycle delay in the input path is implemented by using double voltage sampling/charge redistribution, and the feedback path remains unchanged through sharing a secondary sampling capacitor, thereby avoiding quantization noise folding. Theoretical analysis demonstrates that the mismatch noise and the circuit noise of the modulator are slightly smaller than that of the conventional counterpart; circuit-level simulations indicate that the modulator has a good performance. Therefore, the modulator can be applied to low-voltage and high-resolution analog-to-digital conversions.
DOI: 10.1109/tcsi.2011.2143110
发表时间: 2011-04
期刊: IEEE Transactions on Circuits and Systems I: Regular Papers
影响因子: --
作者:
Yan Wang;P. Hanumolu;G. Temes
通讯作者: Yan Wang;P. Hanumolu;G. Temes
DOI: 10.1109/jssc.2009.2014708
发表时间: 2009-03
影响因子: 5.4
作者:
Hyunsik Park;KiYoung Nam;D. Su;K. Vleugels;B. Wooley
通讯作者: Hyunsik Park;KiYoung Nam;D. Su;K. Vleugels;B. Wooley
DOI: 10.1109/tcsi.2005.853909
发表时间: 2005-11-01
影响因子: 5.1
作者:
Schreier, R;Silva, J;Temes, GC
通讯作者: Temes, GC
DOI: 10.1109/tcsi.2010.2097652
发表时间: 2011-01-01
影响因子: 5.1
作者:
de la Rosa, Jose M.
通讯作者: de la Rosa, Jose M.
DOI: 10.1109/tcsi.2014.2362972
发表时间: 2015-02
期刊: IEEE Transactions on Circuits and Systems I: Regular Papers
影响因子: --
作者:
Xin Meng;Yi Zhang;Tao He;G. Temes
通讯作者: Xin Meng;Yi Zhang;Tao He;G. Temes