An Area-Efficient Multiple-Valued Reconfigurable VLSI Architecture Using an X-Net
An Area-Efficient Multiple-Valued Reconfigurable VLSI Architecture Using an X-Net
复制标题
使用 X-Net 的区域高效多值可重构 VLSI 架构
DOI:
10.1109/ismvl.2013.13
复制
发表时间:
2013
期刊:
影响因子:
--
通讯作者:
Michitaka Kameyama
中科院分区:
文献类型:
--
作者:
Xu Bai;Michitaka Kameyama
An X-net is employed for simplifying interconnections and switch blocks of a multiple-valued reconfigurable VLSI (MV-RVLSI). One cell composed of a logic block and a switch block is connected to four adjacent "X" intersections by four one-bit switches. A multiple-valued X-net data transfer scheme is proposed to improve the utilization of the X-net, where two binary data can be transferred from two adjacent cells to one common adjacent cell simultaneously at each "X" intersection. To evaluate the MV-RVLSIs, a sum-of-absolute-differences operation is mapped onto a previous MV-RVLSI using an 8 nearest-neighbor mesh network (8-NNM) and the MV-RVLSI using the X-net, respectively. The area of the MV-RVLSI based on the multiple-valued X-net data transfer scheme is reduced to 73% and 84%, respectively, in comparison with those of the MVRVLSI using the 8-NNM and the MV-RVLSI based on a binary X-net data transfer scheme.
登录
查看更多内容
DOI:
10.1109/icassp.1995.480180
发表时间:
1995
期刊:
1995 International Conference on Acoustics, Speech, and Signal Processing
影响因子:
--
作者:
J. Kalamatianos;E. Manolakos
通讯作者:
E. Manolakos
DOI:
10.1109/hpcc.2010.110
发表时间:
2010
期刊:
2010 IEEE 12th International Conference on High Performance Computing and Communications (HPCC)
影响因子:
--
作者:
Xiaofang Wang;L. Bandi
通讯作者:
L. Bandi
DOI:
10.1109/isvlsi.2002.1016881
发表时间:
2002
期刊:
Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002
影响因子:
--
作者:
Naotaka Ohsawa;M. Hariyama;M. Kameyama
通讯作者:
M. Kameyama
DOI:
10.1093/ietele/e91-c.9.1437
发表时间:
2008
期刊:
IEICE Trans. Electron.
影响因子:
--
作者:
N. Okada;M. Kameyama
通讯作者:
M. Kameyama