A 40 Gb/s Optical Bus for Optical Backplane Interconnections
A 40 Gb/s Optical Bus for Optical Backplane Interconnections
复制标题
用于光背板互连的 40 Gb/s 光总线
DOI:
10.1109/jlt.2014.2306983
复制
发表时间:
2014
影响因子:
4.7
通讯作者:
Bamiedakis N
中科院分区:
文献类型:
--
作者:
Bamiedakis N
Optical technologies have received large interest in recent years for use in board-level interconnects. Polymer multimode waveguides in particular, constitute a promising technology for high-capacity optical backplanes as they can be cost-effectively integrated onto conventional printed circuit boards (PCBs). This paper presents the first optical backplane demonstrator based on the use of PCB-integrated polymer multimode waveguides and a regenerative shared bus architecture. The backplane demonstrator is formed with commercially-available low-cost electronic and photonic components onto conventional FR4 substrates and comprises two opto-electronic (OE) bus modules interconnected via a prototype regenerator unit. The system enables interconnection between the connected cards over four optical channels, each operating at 10 Gb/s. Bus extension is achieved by cascading OE bus modules via 3R regenerator units, overcoming therefore the inherent limitation of optical bus topologies in the maximum number of cards that can be connected to the bus. Details of the design, fabrication, and assembly of the different parts of this optical bus backplane are presented and related optical and data transmission characterisation studies are reported. The optical layer of the OE bus modules comprises a four-channel three-card waveguide layout that is compatible with VCSEL/PD arrays and ribbon fibres. All on-board optical paths exhibit insertion losses below 13 dB and intra-channel crosstalk lower than −29 dB. The robustness of the signal distribution from the bus inputs to all respective bus output ports in the presence of input misalignment is demonstrated, while 1 dB input alignment tolerances of approximately ±10 μm are obtained. The electrical layer of the OE bus modules comprises the essential driving circuitry for 1×4 VCSEL and PD arrays and the corresponding control and power regulation circuits. The interface between the optical and electrical layers of the bus modules is achieved with simple OE connectors that enable end-fired optical coupling into and out of the on-board polymer waveguides. The backplane demonstrator achieves error-free (BER < 10) 10 Gb/s data transmission over each optical channel, enabling therefore, an aggregate interconnection capacity of 40 Gb/s between any connected cards.
登录
查看更多内容
DOI:
--
发表时间:
2009
期刊:
Electronic Components and Technology Conference
影响因子:
--
作者:
M. Schneider;T. Kuhner;T. Alajoki;A. Tanskanen;M. Karppinen
通讯作者:
M. Karppinen
影响因子:
4.7
作者:
A. Hashim;N. Bamiedakis;R. Penty;I. White
通讯作者:
I. White
DOI:
--
发表时间:
2008
期刊:
SPIE OPTO
影响因子:
--
作者:
P. Pepeljugoski;M. Ritter;J. Kash;F. Doany;C. Schow;Y. Kwark;L. Shan;D. Kam;X. Gu;C. Baks
通讯作者:
C. Baks
DOI:
--
发表时间:
2011
期刊:
影响因子:
--
作者:
P. Lafata;J. Vodrazka
通讯作者:
J. Vodrazka
影响因子:
5.4
作者:
H. Jeon;R. Kulkarni;Yung;Jusung Kim;J. Silva
通讯作者:
J. Silva