SBIR Phase I: Integration and Distribution of Low-Jitter On-Chip Clock for High-Speed Analog-to-Digital Converters
SBIR Phase I: Integration and Distribution of Low-Jitter On-Chip Clock for High-Speed Analog-to-Digital Converters
批准号:
9861554
负责人:
Deepnarayan Gupta
金额:
$10.0万
依托单位:
依托单位国家:
美国
项目类别:
Standard Grant
财政年份:
1999
资助国家:
美国
项目状态:
已结题
起止时间:
1999-01-01 至 1999-06-30
中文摘要
点击翻译按钮获取中文摘要
英文摘要
9861554 This Small Business Innovation Research Phase I Project proposes to integrate two superconducting technologies--rapid-single-flux-quantum (RSFQ) and long-Josephson-junction (LJJ) - to build a fast digitizer instrument with on-chip clocking. HYPRES has demonstrated transient pulse capture at 16 GSamples/s with a flash analog-to-digital-converter (ADC) using an external clock. The ADC performance can be enhanced by replacing the external high-speed clock with an on-chip clock with very low timing jitter. The on-chip clock also simplifies the digitizer system by removing the requirement of external high-speed clock sources. A high-speed, frequency-tunable, single-flux-quantum (SFQ) clock with extremely narrow line width can be generated utilizing the resonant soliton modes of an underdamped long Josephson junction. In Phase I, a versatile multiple-frequency clock generator will be developed by combining the master long-junction clock with a new clock selector circuit and integrated with the wideband ADC. Two clock distribution schemes - through Josephson transmission lines (JTL) and ballistic transport on matched low-impedance micro-strip lines will be investigated. Successful integration of the long-junction on-chip clock with the flash ADC will lead to the demonstration of a simpler and lower cost transient digitizer instrument in Phase II. A transient digitizer instrument capable of sampling rates above 10 GSamples/s is not commercially available today, in spite of a growing demand in fields such as inertial confinement fusion and high-energy physics. HYPRES is developing such an instrument focusing on the $630M/year market for digitizer instruments. Elimination of expensive multi-GHz external clock generators will simplify the digitizer system and reduce its cost. A spin-off commercial application, employing the wideband ADC, is a communication signal processor, such as digital beam forming, targeted towards the satellite-communication hardware market of $500M/year.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
SBIR Phase I: Modified Doherty Transmit Architecture Employing Digital Signal Synthesis for Wideband RF Communication
-
批准号:0944995
-
项目类别:Standard Grant
-
资助金额:$10.61万
-
财政年份:2010
-
负责人:Deepnarayan Gupta
-
依托单位:
SBIR Phase II: Integration and Distribution of Low-Jitter On-Chip Clock for High-Speed Analog-to-Digital Converters
-
批准号:9983361
-
项目类别:Standard Grant
-
资助金额:$40.0万
-
财政年份:2000
-
负责人:Deepnarayan Gupta
-
依托单位:
国内基金
海外基金
登录
查看更多内容
Baryogenesis, Dark Matter and Nanohertz Gravitational Waves from a Dark
Supercooled Phase Transition
-
批准号:24ZR1429700
-
项目类别:省市级项目
-
资助金额:--
-
批准年份:2024
-
负责人:YUICHIRO NAKAI
-
依托单位:
ATLAS实验探测器Phase 2升级
-
批准号:11961141014
-
项目类别:国际(地区)合作与交流项目
-
资助金额:3350万元
-
批准年份:2019
-
负责人:刘衍文
-
依托单位:
地幔含水相Phase E的温度压力稳定区域与晶体结构研究
-
批准号:41802035
-
项目类别:青年科学基金项目
-
资助金额:12.0万元
-
批准年份:2018
-
负责人:张里
-
依托单位:
基于数字增强干涉的Phase-OTDR高灵敏度定量测量技术研究
-
批准号:61675216
-
项目类别:面上项目
-
资助金额:60.0万元
-
批准年份:2016
-
负责人:叶青
-
依托单位:
基于Phase-type分布的多状态系统可靠性模型研究
-
批准号:71501183
-
项目类别:青年科学基金项目
-
资助金额:17.4万元
-
批准年份:2015
-
负责人:陈童
-
依托单位:
纳米(I-Phase+α-Mg)准共晶的临界半固态形成条件及生长机制
-
批准号:51201142
-
项目类别:青年科学基金项目
-
资助金额:25.0万元
-
批准年份:2012
-
负责人:张英波
-
依托单位:
连续Phase-Type分布数据拟合方法及其应用研究
-
批准号:11101428
-
项目类别:青年科学基金项目
-
资助金额:23.0万元
-
批准年份:2011
-
负责人:黄卓
-
依托单位:
D-Phase准晶体的电子行为各向异性的研究
-
批准号:19374069
-
项目类别:面上项目
-
资助金额:6.4万元
-
批准年份:1993
-
负责人:张殿琳
-
依托单位: