课题基金 / 基金详情

CAREER: Hierarchical Process Variability Analysis of Analog Circuits Geared for Test and Diagnosis

CAREER: Hierarchical Process Variability Analysis of Analog Circuits Geared for Test and Diagnosis
职业:用于测试和诊断的模拟电路的分层过程变异性分析
批准号:
0917766
负责人:
Sule Ozev
金额:
$28.58万
依托单位:
依托单位国家:
美国
项目类别:
Continuing Grant
财政年份:
2008
资助国家:
美国
项目状态:
已结题
起止时间:
2008-08-01 至 2013-02-28

项目摘要

项目成果

Sule Ozev的其他基金

相似基金

相关文献

中文摘要
翻译
点击翻译按钮获取中文摘要
英文摘要
0545456Ozev, SuleDuke UniversityCAREER: Hierarchical Process Variability Analysis of Analog Circutis Geared for Test and DiganosisElectronic systems are proliferating into the fabric of the society with an ever increasing speed. Even before one new device technology goes into mass manufacturing, scientists start working on next generation technologies. Unfortunately, the ability to control the processing environment nears its natural limits. One direct result of this diminishing process control capability is the increasing variability in component parameters. The performance of analog electronic circuits is especially susceptible to such process variations. As the control over the process diminishes, testing the manufactured parts effectively and efficiently becomes increasingly more important. The testing process becomes all the more essential to ensure product quality and eventual success of the products in the global marketplace. The conflict resulting from the push towards higher performance while the process variability is increasing indicates a dire need for new approaches for the test automation of analog circuits that will be eventually adopted by the industry. The goal of this project is to develop hierarchical methods for process variability analysis that are geared towards test and diagnosis automation. By determining the variance of each intermediate parameter for the fault-free circuit and for many distinct faults, efficient fault-based test and diagnosis approaches can be developed. During fault injection, only a subset of the system building blocks will change. Through the hierarchical analysis approach, the changes in the circuit will prompt reprocessing of only the information that needs to be updated to ensure efficiency. While digital fault-based test and diagnosis methods have enjoyed widespread acceptance from the industry, there has been a resistance in the analog domain mostly due to the discrepancy between the design goals and the definition of what constitutes a fault. With the help of efficient process variability analysis, this project aims at breaking through this barrier by disassociating the fault injection from the pass/fail criteria. Aligning the pass/fail criteria with the specifications of the circuit will initiate a wider acceptance of automated fault-based test and diagnosis in the analog domain.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
Conference: SHF: Small: NSF Student Travel Grant for 2024 IEEE VLSI Test Symposium
  • 批准号:
    2334367
  • 项目类别:
    Standard Grant
  • 资助金额:
    $1.5万
  • 财政年份:
    2024
  • 负责人:
    Sule Ozev
  • 依托单位:
CPS: Medium: Collaborative Research: Constantly on the Lookout: Low-cost Sensor Enabled Explosive Detection to Protect High Density Environments
  • 批准号:
    1739451
  • 项目类别:
    Standard Grant
  • 资助金额:
    $46.41万
  • 财政年份:
    2017
  • 负责人:
    Sule Ozev
  • 依托单位:
SHF: Small: Rapid Development of Adaptable RF Transceivers for IoT Applications via Built-in Self-Test and Calibration
  • 批准号:
    1617562
  • 项目类别:
    Standard Grant
  • 资助金额:
    $40.0万
  • 财政年份:
    2016
  • 负责人:
    Sule Ozev
  • 依托单位:
NSF Career Writing Workshop
  • 批准号:
    1237329
  • 项目类别:
    Standard Grant
  • 资助金额:
    $3.96万
  • 财政年份:
    2012
  • 负责人:
    Sule Ozev
  • 依托单位:
国内基金
海外基金
丙烷脱氢Pt@hierarchical zeolite催化剂的设计制备与反应调控
  • 批准号:
    22178062
  • 项目类别:
    面上项目
  • 资助金额:
    60万元
  • 批准年份:
    2021
  • 负责人:
    朱海波
  • 依托单位: